SY33-8556-3 File No. S370/S4300-31

Systems

DOS/VSE Linkage Editor Logic

Program Number 5745-SC-LNK



Summary of Amendments

Edition SY33-8556-3 documents:

Support of Fixed Block Architecture (FBA) disk devices

Fourth Edition (February, 1979)

This is a major revision of, and obsoletes SY33-8556-2 and Technical Newsletters SN33-8785 and SN33-9248.

This edition applies to the IBM Disk Operating System/Virtual Storage Extended, DOS/VSE, and to all subsequent releases until otherwise indicated. Changes are continually made to the information herein; before using this publication in connection with the operation of IBM systems, consult the latest IBM System/370 Bibliography, GC20-0001, for the editions that are applicable and current.

Requests for copies of IBM publications should be made to your IBM representative or to the IBM branch office serving your locality.

A form for readers' comments is provided at the back of this publication. If the form has been removed, comments may be addressed to IBM Laboratory, Publications Department, Schoenaicher Strasse 220, D-7030 Boeblingen, Germany. IBM may use or distribute any of the information you supply in any way it believes appropriate without incurring any obligation whatever. You may, of course, continue to use the information you supply.

 \odot Copyright International Business Machines Corporation 1973, 1974, 1979

PREF	ACE	· .	•	•	•	•	•		•	•	•	•	•	•.	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	4
Pub1	ica	ıti	on	1 (or	ga	ni	. Z ĉ	at	ic	n	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	4
FIGU	RES	S •	•	•	•	•	•		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	, •	•	•	•	•	•	•	•	•	5
CHAR	TS		•	•	•	•		•	•	•	•		•	•	•		•	•			•		•	•	•	•	•	•	•	•	•	•	• .	•	6
INTE	ODU	CI	IC	N	•				•	•	•		•	•		•	•	•		• .	•		•	•		•	•	•	•	•	•	•	•	•	8
METH	OD	OF	· c	PI	ER	ΑT	IC	N (•																				9
Prog	ran	n F	ur	ıct	ti	on			•	•	•	•	•	•	•	•		•	•	•	•	•	•	•		•	•	•	•	•	•	•	•	•	9
Obje	ct	Mo	dυ	116	es	a	s	ΙI	nр	ut								•				•	•		•	•					•			•	9
I/0	Flo	W	•						•		٠	•		•						•						•					•		•	•	10
Stor	age	e L	аy	70 U	ıt	(•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	• .	•	•	•	•	•	• 1	12
PROG	RAN	1 O	ŖG	A	NI:	ΖA	ΤI	01	N ·														•										•	•	14
Libr	ary	/ F	OI	ma	at:	s.		, ,	•	•	•	•	•		•	•	•	•	•	٠,	•	•	•	•		•	•	•	•		•	•	•	• '	14
SY	SL	١K	ar	nd	R	el	00	at	ta	b1	Lе	Li	L lb I	ca	ri	es	٠.										•							• '	14
Co	re	Ιm	ac	јe	L	ib	ra	II	y		•	•				•	•												•					• '	16
Wo	rki	fil	.e ¯	้รา	S	00	1.	, ,	•					٠.									•											•	16
Cont	rol	F	10	W								٠.		٠.				•																•	16
Cont	rol	L	ic	:ti	i o	na	rs	,	C	D1												_													18
FC	rma	a †	of	. (CD.	E	n t	· r -	ie	s	_				_					-			- [1			-	-			-			Ξ.	19
ne	e c	٠f	CI	- ·	₽n:	+ r		T.	i o	16	łc	•	٠	٠	٠	٠	•	•	٠	٠	•	•	٠	•	٠	•	٠	•	•	٠	•	•	٠	•	2 2 0
Link	200	, T	ים זכו	د ر م 1 م	7 11	C L	7	1.				•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	• ;	22
TIIV	e ca.) T 6	= • T	•	ء - ما		•	m-	ů.	•	•		·	•	• + r.	• • 1	• To	•	• • • •	• •	• - r	•	•	•	•	•	•	•	•	•	•	• :	22
መኑ።) <u>T</u>		16	, Б ,	T 11	T C	196	=	TC	ıυ.	re	a	ıı u	C	OH	LL	OΙ	L.	тC	LI	OII	ат	y •	•	•	. •	•	•	•	•	•	•	• :	22
The Subi	Aut	.01	. 1. 1	ıĸ,	r ·	ea	τι	TTE	e 	•	•	•	•	•	•	٠	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	• 4	22
GENE	RAI	. C	: H <i>E</i>	A R I	ľS	•	•	, ,	•	•	•		•	•	•	•	, •	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•		• 2	25
DETA	IL	CH	AF	RT :	S •		•	, ,	•		•			÷		•	•	•	•	•	•	•	•	•	•	•			•		•	•	•	•	38
APPE	END I	ĽΧ	A :	: 1	L A	ΒE	L	L.	IS	T				•	•	٠,												•			•	•	•	. 9	98
APPE	END:	ΣX	В:	: 1	PH.	AS	E	T	0	MC	ום	ULİ	3 (CR	0S	S	RE	FE:	R E	N C	Ε.	•						•	•					1(១៩
APPE																																			
APPE	ND	C X	D:	: :	SY	ST	ΕN	1 1	RE	S]	[D]	ENC	CE	0	RG	A N	ΙZ	AΤ	10	N.	•	•	•	•	•	•	•	•	•	•	•	•,	•	1	10
APPE	N D	ΣX	E.	. 1	L.T	NK	A C	F	F	D T	[ጥ () R	E	S D	P	RO	C F	SS	IN	G _	_	_	_	_	_	_	_	_	_		_	_	_	1	15
Pre-	Pro) C E	259	 ?i:				. –		_					_						_	-	-	-	_	-	-		_	_	_	-	_	1	15
Proc	ess	sin	. ~ .		- 5	•				-	•	•	•	-	•		-	•	_	•	-	-	•	-	_		-	_	-	_		• •		1	15
Post	- D1	- 41	. y ' o o		i n	n	•		-	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	1	18
APPE	N D	ΣX	F:	: 1	LΙ	NK	AC	ΞE	E	D 3	ET(OR	M.	ΑP		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	٠.	1	19
INDE	EX.												٠.				•	٠.										٠		٠.		•		1:	22

PREFACE

This Program Logic Manual (PLM) is a guide to the IBM Disk Operating System/Virtual Storage Extended (DOS/VSE), Linkage Editor program. It supplements the program listings by providing descriptive texts and flowcharts.

For overall system control logic description, this PLM is to be used with six other PLMs:

DOS/VSE Supervisor Logic, SY33-8551

DOS/VSE Error Recovery and Recording Transients Logic, SY33-8552

<u>DOS/VSE Logical Transients and Dump Phases</u>
<u>Logic</u>, SY33-8553

<u>DOS/VSE System Serviceability Aids Logic</u>, SY33-8554

DOS/VSE Initial Program Load and Job Control Logic SY33-8555

DOS/VSE Librarian Logic, SY33-8557

Publications that aid in the use of this manual are:

OS/VS, DOS/VSE and VM/370 Assembler Language, GC33-4010

Guide to DOS/VSE Assembler, GC33-4024

<u>DOS/VSE System Control Statements</u>, GC33-5376

<u>DOS/VSE</u> <u>Operating</u> <u>Procedures</u>, GC33-5378

Publications related to the subject of this manual are:

<u>DOS/VSE System Management Guide</u>, GC33-5371

DOS/VSE Data Management Concepts, GC24-5138

DOS/VSE Macro User's Guide, GC24-5139

DOS/VSE Macro Reference, GC24-5140

DOS/VSE System Generation, GC33-5377

DOS/VSE Messages, GC33-5379

DOS/VSE LIOCS Volume 1, SY33-8559

Titles and abstracts of the other related publications are listed in the IBM System/370 Bibliography, GC20-0001.

PUBLICATION ORGANIZATION

This manual consists of five major sections:

- Introduction to the Linkage Editor.
- Method of Operation, describing the program function, the structure of object modules as input, I/O flow and storage layout.
- Program Organization, describing in detail the library record formats, the control flow and various features of the program.
- General and detailed charts showing the logic flow of the linkage editor program. General charts are identified by two-digit numerals such as 01, detailed flowcharts by letters such as AA through ZZ.
- Appendixes which include a label list, phase-to-module and message cross references for use in analyzing program errors, a brief description of the system residence organization, and the linkage editor External Symbol Dictionary (ESD) processing and map.

| In this publication, system and component names as listed below | should be read as indicated:

| System/component name

DOS/VS

To be read as

DOS/VSE (see Note below)

| Note: Unless that name explicitly refers to DOS/VS Release 34 or an earlier DOS/VS release.

FIGURES

Figure	1.	Example of a Module Phase Relationship
Figure	2.	Linkage Editor I/O Flow
Figure	3.	Block Format on SYSLNK and Relocatable Library 14
Figure	4.	Example of a Logical Block on SYSRLB 15
Figure	5.	SAM Format for SYSLNK on FBA
Figure	6.	Spanned Records for SYSRLB on FBA
Figure	7.	Blocked Records for SYSOO1 on FBA
Figure	8.	Linkage Editor Control Flow
Figure	9.	Format of Control Dictionary Entries (Part 1 of 2) 19
Figure	9.	Format of Control Dictionary Entries (Part 2 of 2) 20
Figure	10.	PERIDA Layout
Figure	11.	Last-In First-Out List (LIFO)
Figure	12.	System Residence Organization on CKD
Figure	13.	System Residence Organization on FBA
Figure	14.	ESD Processing Actions
Figure	15.	Process Input CM
Figure	16.	Process Input ER
Figure	17.	Process Input SD
Figure	18.	Process Input LD
Figure	19.	Linkage Editor Map (Part 1 of 3)
Figure	19.	Linkage Editor Map (Part 2 of 3)
Figure	19.	Linkage Editor Map (Part 3 of 3)

CHARTS

Genera	1 Charts	1	
Chart	01.	IJBINL an	d FBAINL Initialization
Chart	02.		Subroutines
Chart	03.	IJBFTN -	Processing FBA device input
Chart		IJBESD -	ESD Processing
Chart		TIBESD -	ESD Processing
Chart	• • •	TIDOMU -	TXT, REP, RLD, and END Processing
Chart			
Chart	07.	TOBSCN -	Control Statement (INCLUDE, PHASE, and ENTRY) and
<u> </u>	•		essing
Chart			PHASE and ENTRY Statement Processing
Chart			Print Map
Chart	10.	IJBRLD -	RLD Processing
Chart	11.		RLD Processing
Chart	12.	IJBCAT -	Catalog Routine
Detail	Charts		
Chart		IJBLNK -	Read SYSLNK Subroutine. Refer to Chart 02
Chart	AB.	IJBLNK -	Control Dictionary Search Subroutine. Refer to Chart 02 40
Chart	AC.	IJBLNK -	Label Search and Convert to Binary Subroutines.
		Refer to	Chart 02
Chart	AD.	IJBLNK -	Print Subroutines. Refer to Chart 0242
Chart			Input: Pointer to Address to be Updated. Refer to Chart 0243
Chart		TJBLNK -	Extract Phase Number, Overflow Test, and Phase Load Subroutines.
Charc			Chart 02
Chart	3.0	Werer CO	Read/Write and Autolink Processing Subroutine.
Charc	AG.	TOPPNY -	Read/Wilte and Autolink Plocessing Subloutine.
		Keier to	Chart 02
Chart			Read Input Stream. Refer to Chart 02
Chart	AJ.		Non-Abort Error and Overlay Subroutines. Refer to Chart 0247
Chart	AK.	IJBLNK -	Core Image Block Building Subroutine. Refer to Chart 02 48
Chart	BA-BC	IJBESD -	ESD Processor Card Image Check. Refer to Charts 04 and 05 . 49-51
Chart	BD.	IJBESD -	Process ESD Item against Control Dictionary and SD Processor.
		Refer to	Charts 04 and 05
Chart	BE.		ESD Processor (LD/LR). Refer to Charts 04 and 05
Chart		TIBESD -	ESD Processor Update Linkage Table and Control Dictionary.
Charc	ы.	Pofor to	Charts 04 and 05
01	C 2		
Chart		TOBOTH -	Initialization. Refer to Chart 06
Chart		IOBOTH -	Text Processor. Refer to Chart 06
Chart		IJBOTH -	REP Processor. Refer to Chart 06
	CD-CE.	IJBOTH -	RLD Pass 1 Processing. Refer to Chart 06 58,59
Chart	CF-CG.		End Processor. Refer to Chart 06 60,61
Chart	CH.		Write SYS001 Subroutine. Refer to Chart 06 62
Chart	DA.	IJBSCN -	Initialize Control Card Processor. Refer to Chart 07 63
Chart	DB.	IJBSCN -	INCLUDE Card Processor and Entry Card Processor.
		Refer to	Chart 07
Chart	DC-DD.	TJRSCN -	Phase Card Processor. Refer to Chart 07 65,66
	DE-DF.	TIRCON -	Skip Blanks and Extract Field Subroutines
Charc	DE-Dr.		
01 4	D.G. D.II		Chart 07
	DG-DH.		Phase Card Option Processor. Refer to Chart 07 69,70
Chart	DJ.		Scanning Directory if Relocatable Library on FBA.
		Refer to	Chart 07
Chart	EA-EF.		Phase/Entry Processor. Refer to Chart 08
Chart	FA-FE.	IJBMAP -	Print Map. Refer to Chart 09
Chart	GA.		Pass 2 P-Pointer Processing. Refer to Chart 10 83
Chart	GB.	IJBRLD -	Pass 2 R-Pointer Processing. Refer to Chart 10
Chart			Pass 2 RLD Constant Processing. Refer to Chart 11 85
Chart			Pass 3 RLD Constant Processor. Refer to Chart 11
Chart			Pass 2 Abort and Map Routines. Refer to Chart 11
			Pass 2 Block Phase Header. Refer to Chart 11
Chart			
Chart	GG •	TORKTD -	Pass 2 Subroutines. Refer to Chart 11

Chart	HA-HB.	IJBCAT -	Update CIL Directory. Refer to Chart 12 90	91
Chart	JA-JB.	IJBINL -	Initialization. Refer to Chart 01	2,93
Chart	JC-JD.	IJBINL -	Action Processor. Refer to Chart 01	, 95
Chart	KA.	IJBFIN -	Process Input from FBA-Relocatable Library.	
		Refer to	Chart 03	.96
Chart	KB.	IJBFIN -	Process Input from FBA-SYSLNK. Refer to Chart 03	.97

INTRODUCTION

All programs to be executed in the DOS/VS environment must be link-edited and stored in the core image library before they can be executed. The core image library is either on SYSRES (the system core image library) or on SYSCLB (a private core image library). The linkage editor program accomplishes the link edit function operating in one of three modes:


- Catalog mode. An object module is link-edited and permanently stored in the core image library. The core image directory of cataloged phases is updated in this mode of operation.
- Load and execute mode. An object module is link-edited for temporary storage in the core image library and is immediately executed.
- Assemble and execute mode. A source module is assembled or compiled. The object module (output) is link-edited for temporary storage in the core image library and is immediately executed.

Note: When operating in catalog mode, the core image directory for linked phases is updated. A reenterable program can be cataloged as eligible to be loaded into the shared virtual area (SVA eligible). resident in the SVA can be shared concurrently by programs running in different partitions.

Job control calls the linkage editor program when a // EXEC LNKEDT control statement is read.

For updating the core image library directory, control is given to \$MAINDIR. If OPTION CATAL was specified, the directory for cataloged phases is updated. If OPTION LINK was specified, the link area of the directory is updated. After either one of these functions is completed, control is returned to the linkage editor and then passed on to job control.

The linkage editor program can run in either the background or a foreground partition. If it runs in the foreground, you must assign a private core image library (SYSCLB). In the background partition, the linkage editor defaults to the system core image library if no private core image library is assigned. The linkage editor issues a diagnostic message and terminates abnormally when you assign the private core image library across partitions.



PROGRAM FUNCTION

The linkage editor prepares programs for execution on DOS/VS. Input for the linkage editor are the relocatable modules produced by the language translators. The linkage editor processes these modules into program phases which may be immediately executed or cataloged into the core image library.

The linkage editor control cards direct the program to read an input module(s) and to form phases from the control section within the modules. Figure 1 shows how phases can be formed. The linkage editor relocates the origin of each control section in the phase, assigns each phase an area of storage and a transfer address, and modifies the contents of the address constants in the phase.

Sample of a 2-module a 3-phase output	e input resulting in
Language Trans- lator Output	Linkage Editor Output
 Module A	Phase 1
ESDS TXT-CSECTA TXT-CSECTB TXT-CSECTC RLDs	CSECTA CSECTB
Module B	Phase 2
ESDS TXT-CSECTD TXT-CSECTE TXT-CSECTF TXT-CSECTG	CSECTC CSECTD CSECTE
RLDs	Phase 3
	CSECTF CSECTG

Figure 1. Example of a Module-Phase Relationship

The relocation factor for each control section is determined and saved by building a table called the control dictionary. This table contains the linkage editor

phase definitions and the module ESD items. When complete, the table provides sufficient information for determining the location of each control section and for resolving any references between control sections.

The module TXT items are then built into phase blocks. The RLD items (address constants) are modified and inserted into the text. A transfer address is determined for each phase. Unresolved address constants will appear as zero RLD items in relocatable phases.

The linkage editor will also accept as input phases retrieved by the CSERV program from the core image library. The purpose of this function is to allow recataloging of an already link-edited phase to a different core image library.

OBJECT MODULES AS INPUT

The input to the linkage editor consists of object modules and linkage editor control cards. Each module is the output of a complete language translator run. It consists of dictionaries and text for one or more control sections.

The dictionaries contain the information necessary for the linkage editor to resolve references between different modules. The text consists of the actual instructions and data fields of the module.

Six card types can be produced, by the language translators or by the programmer, to form a module. They appear in the following order:

Card Type	Definition
ESD	External symbol dictionary
SYM	Ignored by linkage editor
I TXT	Text
RLD	Relocation list dictionary
 REP 	Replacement to text made by the programmer
END	End of module

The <u>external symbol dictionary</u> contains control section definitions and intermodule references. When the linkage editor has the ESDs from all modules, it can relocate the sections and resolve the references. Five types of entries are defined in the control dictionary.

ESD Type Definition

SD Section definition: provides control section name, assembled origin and length. Generated by a named START or a named CSECT in a source module.

WX Generated by Weak External
Reference (WXTRN), which has a
function similar to EXTERN,
except that WXTRN suppresses
AUTOLINK. The linkage editor
treats WX as an ER, NOAUTO.

PC Private code: provides assembled origin and length for an unnamed control section.

LD/LR Label definition: specifies the assembled address and the associated SD of a label that may be referred to by another module. The LD entry is termed LR (Label Reference) when the entry is matched to an ER entry.

ER External reference: specifies the location of a reference made to another module. ER is generated by EXTRN or a V-type address constant in a source module.

CM Common: indicates the amount of main storage to be reserved for common use by different phases.

CM is generated by CCM in a source module.

The <u>relocation list dictionary</u> identifies portions of text that must be modified on relocation (address constants).

when the linkage editor reads a module, it stores ESDs in its control dictionary, writes TXT and REP items in core image blocks in the library, and writes RLD items on an RLD file. Each item that is identified by the language translators with an ESID number is re-identified by the linkage editor with a control dictionary number to avoid duplication of identification between modules. For the ESD processing, see https://example.com/appendix/ E.

IZO FLOW

The I/O flow for the linkage editor program consists of:

• Input from:

SYSINK - the system link library
SYSRLB - a private relocatable library
SYSRES - the system relocatable
library on SYSRES
SYS001 - the I/O Workfile

Output to:

SYSLST - the list device SYSLOG - the logging device SYSRES - the system CIL on SYSRES SYSCLB - a private core image library

Figure 2 shows the I/O flow of the linkage editor.




Figure 2. Linkage Editor I/O Flow

STORAGE LAYOUT

Addresses in Col. "Start at approx." are relative to the beginning of partition.

Start at approx.	Addressed b y	Description	Length approx.
0	IJBLNK	Part of linkage editor permanent in storage	1 9K
19K	IJBINL VCATND	INL-CSECT, used only during initialization, thereafter overlaid by I/O-areas	4K
19K	AWKARE	Aligned on 1K I/O-area for core image lib	1 K
20K 22K	RLDIRAR1 RLDIRAR2	Aligned on 2K (rage-boundary) 2 I/O-areas for reading directory of relocatable library (used alternately)	2 K 2 K
24K	IOAREA1	I/O-area for reading from SYS001	0,5K
26K-320 b	ytes	Aligned on 2K (page-boundary) Save-area for 1 record of a member in the relocatable library (handling spanned records: already read part of the record is moved before the part being read by a new read-command)	320 bytes
26K	FRMBUF	I/O-area for reading member of relocatable library Also used as I/O-area during initialization (reading library descriptor records)	2 K
28K	FLNBUF	I/O-area for reading from SYSLNK (default-size=1K, may be changed by user)	1K or ?K
29К	LTMINE	Workarea (called Linkage Table) for processing ESD-numbers during processing an object module (i.e. only till the next END card)	1200 bytes
		Will be overlaid by status-table when calling \$LIBSTAT	13 bytes
30K +176 bytes	CDENT1	Workarea (called control dictionary) containing information about all phases and ESD-items. Size will vary, as big as necessary 20 bytes for each ESD-item 40 bytes for each phase	?
30K+?	CTLDAD	Workarea (called stowtable) containing information about all phases as interface table for \$MAINDIR or \$MAINDIR. Size will vary, max. 2K 12 bytes for control-information 30 bytes for each phase	?
30K+?	WRKMAIN	Workarea used by \$MAINDIR or \$MAINDIF (approx. 24K, for exact value consult \$MAINDIR or \$MAINDIF)	24K
5/1842			
54K+?		END OF USED STORAGE	

When calling \$LIBSTAT overlaying at


Workarea (called status-table) as interface for \$LIBSTAT 29K LTMINE 13 bytes 19K+ Workarea used by \$LIBSTAT (approx. 4K, for exact value consult \$LIBSTAT) 4 K 16 bytes


PROGRAM ORGANIZATION


LIBRARY FORMATS

SYSLNK AND RELOCATABLE LIBRARIES

The Linkage Editor reads data from SYSLNK in three different formats (format 1, 2 and 3) and from the Relocatable Library in a unique format (format 3).







B1 (1 byte) - Number of records per block (either 1, 2 or 4)

B2 (1 byte) - Record length (either 80 or 160)

Figure 3. Block Format on SYSLNK and Relocatable Library

Format 3 is the only one accepted from the Relocatable Library. to the DOS/VS Librarian Logic for a detailed description.)

The Linkage Editor recognizes different item types (ESD, TXT, RLD, REP, END). Only one item type can be contained in each individual record.

The Linkage Editor control statements ACTION, INCLUDE, ENTRY and PHASE each occupy a complete block, i.e. only one record per block will be accepted.

For a private relocatable library, Figure 4 shows an example of a logical block consisting of a set of physical blocks.




Figure 4. Example of a logical block on SYSRLB

Physical Description of SYSINK and Relocatable Libraries

For CKD devices, the physical record is identical with the logical block. For FBA devices, this is not true. For the FBA records of SYSLNK, the SAM format is used. The control interval is 1K by default. The user may change this value by specifying a different size in the EXTENT card.




Figure 5. SAM-Format for SYSLNK on FBA

CIDF Control interval definition field (4 bytes; first two bytes containing address of free space, last two bytes containing length of free space)

RDF Record definition field (3 bytes)

- 2. RDF: last two bytes: number of blocks in this C.I.

block

For the relocatable library on an FBA device, no special format is used. The first logical block of a member starts on a physical block boundary. The next logical blocks are written sequentially, regardless of 'physical block' boundaries ("spanned records", i.e. part of a logical may be in one physical block and the rest of it in the next physical block).




Figure 6. Spanned records for SYSRLB on FBA

CORE IMAGE LIBRARY

The logical record of the core image library has a size of 1024 bytes. It contains executable code and at the end of the phase some RLD information, whenever the phase is relocatable. For CKD devices, the records are unblocked and the physical record is the same as the logical record. For FBA devices with a blocksize of 512 bytes, the unit-of-transfer will always be two physical blocks = 1024 = one logical record.

WORKFILE SYSO01

The logical record for the workfile SYSOO1 has a size of 240 bytes. In the first 16 bytes, it contains the standard information of a RLD card, in the rest, it contains the variable information of four RLD cards. For CKD devices, the records are unblocked and the physical record is the same as the logical record. For FBA devices, two logical records are blocked together in one physical block.




Figure 7. Blocked records for SYS001 on FBA

CONTROL FLOW

The linkage editor is a single phase program divided into ten CSECTs. The CSECT names and their functions are the following:

IJEINL Entry point for calling program, used for initialization and processing ACTION cards (afterwards overlaid by I/O-areas), (Chart 01).

IJBLNK Contains subroutines and constants, besides subroutine ALNKOF, which reads input and gives control to the appropriate CSECT (Chart 02). See also the chapter on subroutines.

IJBFIN Reads input, if SYSLNK or a Relocatable Library is on FBA (Chart 03).

IJBESD Processes ESD-cards (Charts 04, 05).

IJEOTH Processes TXT, REP, RLD, END-cards (Chart 06).

IJBSCN Processes INCLUDE, PHASE, ENTRY cards (Chart 07).

IJECTL Post-processes PHASE, ENTRY cards (Chart 08).


After ENTRY-card:

Prints linkage editor map (Chart 09) (Figure 19).

IJBRLD Processes RLD-items read from SYS001 (written by IJBOTH) (Charts 10, 11).

IJBCAT Updates directory of Core Image Library (calling \$MAINDIR or MAINDIF). Prints status report (calling \$LIBSTAT), returns to caller (Chart 12).

Figure 8 shows how these CSECTS are connected in the program.



CONTROL DICTIONARY (CD)

The control dictionary is an internal linkage editor table used to store phase and external symbol dictionary (ESD) information. All information necessary for relocation is contained in the control dictionary.

The control dictionary is composed of a variable number of 20- and 40-byte entries. Each phase entry is 40 bytes long and is handled as if it consisted of two 20-tyte


entries by the routines scanning the control dictionary (except for when it is scanned for a section definition entry). All other types of entries are 20 bytes

The control dictionary starts on the first fullword boundary after the linkage table. Location CDENTI contains the address of the first entry. Location CTLDAD contains the address of the last entry in the control dictionary. Refer to Figure 9 for the format of the control dictionary entries.

FORMAT OF CD ENTRIES

Layout of Control Dictionary entries for ESD items


Type of ESD item: (see section 'Object Modules as Input' above)




Byte 19 is reserved for future use.

Figure 9. Format of Control Dictionary Entries (Fart 1 of 2)

Layout of Control Dictionary entries for a phase





Byte 39 is reserved for future use.

*Only used for relocatable phases. Otherwise the content is zero.

Figure 9. Format of Control Dictionary Entries (Part 2 or 2)

USE OF CD ENTRY FIELDS

Each control dictionary entry is first built in a fixed location in IJBLNK and is called "current entry". The current phase control dictionary entry starts at label CPHENT and the current ESD entry at label CESDENT. The current ESD entry is added to the control dictionary at label ELBINT in the ESD processor. The current phase entry is moved to the control dictionary at label MOVENTRY after the next phase card or the ENTRY card has been read.

In IJBMAP the location CPHENT is used to save a phase entry during a search for ESD entries belonging to the phase that is being processed. References to control dictionary information are sometimes to the current entry and sometimes to the control dictionary itself. Therefore, in the following description of the control dictionary fields, the name of the corresponding current field between parentheses is added to the control dictionary name of the field.

This CD Field Contains

NAMED (NAME)

the name of the ESD item.

ESDTYPD (ESDTYP)

the type of ESD item. The representation of different ESD items is shown below.

ASSORGD (ASSORG)

the assembled origin of SD, PC, LD, or LR.

LNGTHD (LNGTH)

the length of the CM.

RELFACD (RELFAC)

- in the case of an SD or PC the relocation factor. The relocation factor is calculated by subtracting the assembled origin from the next possible phase origin NXFHRGD (NXPHRG).
- in the case of a CM the absolute address of the next start of the CM.

CSNUMD (CSNUM)

a pointer to the SD or CM

bol of the LD or LR. If the SD or CM pointed to by an LD or LR has already been processed the LD or LR is called "assigned". If not, LD or LR is called "unassigned". In the case of an unassigned LD or LR this field contains the ESID number of the SD or CM as a pointer. In the case of an assigned LD or LR this field contains the control dictionary number of

containing the entry symthe SD or CM.

che 20 Or	. Ch.
ESD Item	Representation
Section Definition (SD) Private Code (PC) Common (CM) Label Definition (LD) Label Reference (LR) External Reference (ER) Weak External (WX)	X'00' X'04' X'05' X'01' X'03' X'02' X'02'

PHNUMED (PHNUME) the phase number of the phase in which the ER or WX was encountered.

PHNUMD (PHNUM) the phase number of the phase containing the SD or PC.

SWITCHD (CSWITCH)

Bit	On	Off
0-4	Unused	
•	No AUTOLINK necessary	1 2 1
1	ER is a weak external	ER is a normal external reference
-	LD/LR un- assigned	

*This bit is always set if bit 6 is on and also after AUTOLINK was not successful.

PHNAMED (PHNAMEC) the phase name.

X'07' to classify the (ESDTYPC) control dictionary entry as a phase entry

ORPHDAD (ORPHDA) the disk address of the first text block of the phase in the format CCHHR for CKD devices. For FBA devices, the first four tytes contain the physical block number (relative to the device, not to the library): the fifth byte is unused.

NOBLOKD (NOBLOK)

the number of text blocks.

NOBYTED (NOBYTE)

the number of bytes in the last text block.

RLDITEMD

(RLDITEMS)

the number of RLD items.

ORPHRGD (ORPHRG)

the load address of the phase. The first byte must be X'00' (see note below).

NXPHRGD (NXPHRG)

the highest phase address. This field is initialized with the contents of ORPHRG. Every time an SD or PC is encountered the field NXPHRGD is aligned on a double word boundary and the length of the control section is added to it.

TRFRADD (TRFRAD)

the transfer address of the phase. The first byte must be X'00' (see note below).

LINKSTRD

(LINKSTRT)

the starting address of the partition into which the program is link edited.

RLDBLCKD

(RLDBLCKS)

the number of extra RLD blocks. Extra RLD blocks must be added if, after the text of a relocatable phase, RLD information is stored for use by the relocating loader and the remaining space in the last text block is not sufficient.

PHTYPED (PHTYPE)

an indication as to the type of phase.

Type of Phase	Represen-
Self relocating Relocatable SVA eligible Not relocatable	X 40 X 20 4

Note: Most of the routines scanning the control dictionary handle it as if it consisted of fixed length (20-byte) entries. The value X'00' in the first bytes of the ORPHRGD and TRFRADD fields, prevents the second half of a phase entry to be interpreted as an ESD entry since the displacements of ORPHRGD and TRFRADD correspond to those of NAMED and ESDTYPD. Because of the type mask X'00' for an SD, an exception has been made for routines searching the control dictionary for an SD.

LINKAGE TABLE

The linkage table is an internal linkage editor mechanism used to link the ESID number supplied by the language translator output to the corresponding control dictionary number that belongs to a control dictionary entry.

The linkage table is composed of a variable number of fixed 3-byte entries up to a maximum of 400. It is built separately for each object module. When an END card is processed, signalling the end of a module, the table is reset to zeros. Location LTMINE contains the address of the first item in the linkage table minus 3 bytes. LNKTAD contains the address of the last item in the linkage table plus 3 bytes.

Linkage	Table
Control Dictionary Number	ESD Type
2 Bytes	1 Lyte

USE OF THE LINKAGE TABLE AND CONTROL DICTIONARY

The linkage table is designed to associate text and RLD information with the proper relocation attribute from the control dictionary. The following steps are taken in processing text:

- Get the ESID number and calculate the linkage table entry.
- 2. Go to the linkage table.
- Extract the control dictionary number field of the linkage table, and calculate the control dictionary entry location.
- 4. Go to the control dictionary entry.

- 5. Extract the relocation factor.
- Add the relocation factor to the assembled origin of the text to be loaded.
- 7. Substitute the result of the calculation in step 6 (the load origin) for the language translator supplied assembled origin (for the text).
- Calculate the block of the core image library to which this text belongs (next available block).
- 9. Get the proper core image block.
- 10. Put the text into the core image block.

Note: If a TXT card on P-pointer points to a negative control dictionary number, that control section is skipped. If the R-pointer points to a negative control dictionary number, that control section is needed (CSECT is not in this phase in real storage).

THE AUTOLINK FEATURE

This feature tries to locate a module in the private (if assigned) and system relocatable libraries for any unresolved ERs found in the preceding phase. The signal that indicates a phase has finished processing is either a new phase card or an ENTRY card. When the signal is detected, autolink is attempted unless the feature has been suppressed by a NOAUTO phase card, action card option, or by WXTRN.

Examples of Autolink with LIOCS

Whenever a DTF macro is expanded during a language translator run, an ER is generated with a label corresponding to a label of a LIOCS module. The label of the ER is used as the search argument in autolink. The autolink processing searches first the private (if assigned), then the system relocatable directories for the corresponding label. The directory entry contains the disk address of the module in the relocatable libraries. The module is the macro expansion, and is then treated as an include statement.

<u>Linkage Editor Fundamental Calculations:</u>
For the examples in this presentation:

The symbol A/O represents the assembled origin.

- The symbol R/F represents the relocation factor.
- The symbol L/O represents the load origin.
- The symbol P/O represents the phase origin.

Example 1: The A/O provided by the language translator is added to an R/F determined by the phase origin information. If the phase is not relocated when it is loaded into main storage the result, the L/0, is the main storage address that is the physical location of this text, RLD item, or control section.

A/O + R/F = L/O

Example 2: The assembled origin of the CSECT being processed is subtracted from the address that is the next possible phase origin. This results in the relocation factor for that control section.

P/O - A/O = R/F

Example 3: The address of the next available control dictionary entry is calculated by adding the length of the last entry to the address of the last entry.

Example 4: The current linkage table entry plus 3 equals the next linkage table entry.

SUBROUTINES IN IJBLNK

The first CSECT (IJBLNK) of the linkage editor program contains most of the subroutines used by other linkage editor CSECTs. After processing any of these subroutines, control is returned to the calling routine if not indicated otherwise. A list containing the subroutine names of this CSECT, the main entry points, descriptions of the routines' functions, and the appropriate flowcharts is shown below:

Sub-Entry Function Chart routine point

RDS000 RDS000 Reads input from SYSLNK AA or the relocatable library.

LTESID LTESID Note: Input to this AΒ routine is an ESID number supplied by the language translators. Inspects the control dictionary by taking the following actions:

- · If the control dictionary number is zero, the ESID number has not yet been processed. The routine then returns to the address in the link register.
- If the control dictionary number is negative, the ESD item is bypassed and the routine returns to link register plus 4. Addresses of the linkage table entry and the control dictionary number are supplied.
- If the control dictionary number is positive, the routine returns to register plus 8. Relocation factor (for SD/ PC), control dictionary number and address of the control dictionary are supplied.

SRCHCD SRCHCD Searches the control dictionary for a matching label.

> SRPCOD Entry at SRPCOD continues the search after a matching label has been found.

CNVHEX CNVHEX Converts EBCDIC input AC to hexadecimal output.

PRINT PRINT Prints messages and map A D onto SYSLST. LOGMSG LOGMSG Prints error message AD onto SYSLOG.

PRTLST PRTLST Prepares for printing A D the linkage editor diagnostics of input.

SPACE1 SPACE1 Spaces one line on A D SYSLST.

AD1DSK Updates the disk address AE AD1DSK to the next record.

UPDSKAD UPDSKAD Updates the disk address to the first record on the next track.

XTPHNO XTPHNO Extracts the phase num-ΑF ber from SD, PC, LD, or LR control dictionary entries.

> XTPHGT Entry XTPHGT is used if the entry is known to be a SD or PC.

ABTE	RR ABTERR	Gives control to IJBRLD for abnormal termination	AF		EXLOAD	reading of card.
		error handling.		CANCL	CANCL	Cancel routine. If AH necessary, sets the new
CDSI	ZE CDSIZE	Checks for control dictionary overflow.	AF			supervisor cataloged bit in COMREG off.
WRIT	E WRITE READC1	Reads or writes core image blocks.	AG	ERROR	ERROR	Sets up to print non- AI termination error messages. If the calling
	DISKRDWR	Executes the I/O by				routine sets the RETRN bit
	DISKIO	means of EXCP.				in ERRSW, the ERROR routine returns to the calling
	FDISKIO	Entry if I/O for FBA.				routine. If the RETRN bit is off, return is to
ALNK	PR ALNKPR	Initializes for the	AG			RDNEXT or to ALNKPR if the
		scanning of the reloca-				error occurred during
	4	table directory for				AUTOLINK.
		AUTOLINK. Extracts un- resolved ERs from the		NOTECTI	NCTCTL	Converts input cards AI
		control dictionary in		NOICIL	NCICIL	(containing 12-2-9 in
		collating sequence.				the first column) to
		Gives control to the INCLUDE processor and,				machine printable format.
		after the modules have		DERDAD	DERDAD	Provides a core image AK
		been included, passes				block containing a
		control to ALNKOF.				specified storage address
ALNK		Reads the input stream	AH			for a work area. If the
	RDNEXT	and diagnoses the type of	I			space in the work area is required for a next block,
		card to pass control to the appropriate CSECT.				the current block is
		ene appropriate carci.				written back to the CIL.
	RDEXEC	Entry at RDEXEC skips				

General Charts Conventions:

1. A unit of programming, routine, CSECT, or phase, is contained in one box like this:

	XXX			<u> </u>
	ууу			222
1 1 1	1. 2. 3.	step	members	

where: xxx marks the label and routine name yyy says briefly what the routine does zzz is the reference to the detail chart(s). The step numbers are given from 1 to n within this routine only.

2. On-page connectors are such:





3. Off-page connectors are such:



where: the number in the frame marks the chart from which we come or to which we go, the word above (incoming) or below (outgoing) marks the label (routine) on that chart, the number under the word marks the step within the routine to which we go if it is not step 1.

Chart 01. IJBINL and FBAINL Initialization





Note: The flowcharts AA-AF and AJAK describe the less important subroutines.

Chart 03. IJBFIN - Processing FBA device input




Chart 04. IJBESD - ESD Processing




Chart 05. IJBESD - ESD Processing




Chart 06. IJBOTH - TXT, REP, RLD, and END Processing




Chart 07. IJBSCN - Control Statement (INCLUDE, PHASE, and ENTRY) and Scan Processing




Chart 08. IJBCTL - PHASE and ENTRY Statement Processing




Chart 09. IJBMAP - Print Map




Chart 10. IJBRLD - RLD Processing




Chart 11. IJBRLD - RLD Processing





Chart 12. IJBCAT - Catalog Routine



DETAIL CHARTS

Process *B2

DESCRIPTION

A group of program instructions that perform a processing function of the program. The label, if any, is shown above the block. *B2

If any additional explanation is required, its location on the chart is identified by an asterisk and the block ID.

C1 Label 1 BW Subroutine

Description of a subroutine. The starting label of the routine appears above the stripe. If the subroutine is documented in detail on another flowchart, the ID of this flowchart is also shown.



An instruction, or group of instructions, that changes portions of a routine or initializes a routine for given conditions.



A group of operations not detailed in the flowcharts in this manual, such as user's routines.



Any function of an input/output device or program, usually branching to an I/O routine to perform the function stated in the block.



Points where the program branches to alternate processing, based upon variable conditions such as program switch settings and test results.



The beginning, end or point of interruption in a program.



On-page connector. An entry from or an exit to another function on the same flowchart. The number in the connector identifies the corresponding entry or exit on the chart.



Filing

Off-page connector, an entry from, or an exit to, a given point on another flowchart. The characters in the connector identify the chart and block. The corresponding label, if any, is placed outside the connector. For multiple entries and exits, an asterisk appears in the connector and the characters are listed nearby.

EXAMPLE




Chart AA. IJBLNK - Read SYSLNK Subroutine. Refer to Chart 02




Chart AB. IJBLNK - Control Dictionary Search Subroutine. Refer to Chart 02






Chart AC. IJBLNK - Label Search and Convert to Binary Subroutines. Refer to Chart 02







* A3 IMPUT:POINTER TO DISK ADDRESS TO BE UPDATED




Chart AF. IJBLNK - Extract Phase Number, Overflow Test, and Phase Load Subroutines Refer to Chart 02




Chart AG. IJBLNK - Read/Write and Autolink Processing Subroutines. Refer to Chart 02




Chart AH. IJBLNK - Read Input Stream. Refer to Chart 02




Chart AJ. IJBLNK - Non-Abort Error and Cverlay Subroutines. Refer to Chart 02




Chart AK. IJBLNK - Core Image Block Euilding Subroutine. Refer to Chart 02




Chart BA. IJBESD - Initialize ESD Processor and ESD Processor Card Image Check (Part 1 of 3). Refer to Charts 04 and 05




Chart BB. IJBESD - ESD Processor Card Image Check (Part 2 of 3) Refer to Charts 04 and 05




Chart BC. IJBESD - ESD Processor Card Image Check (Part 3 of 3) Refer to Charts 04 and 05




Chart BD. IJBESD - Process ESD Item against Control Dictionary and SD Processor Refer to Charts 04 and 05




Chart BE. IJBESD - ESD Processor (LD/IR), Refer to Charts 04 and 05




Chart BF. IJBESD - ESD Processor Update Linkage Table and Control Dictionary Refer to Charts C4 and 05 $\,$




Chart CA. IJBOTH - Initialization Refer to Chart 06




Chart CB. IJBOTH - Text Processor Refer to Chart 06




Chart CC. IJBOTH - REP Processor. Refer to Chart 06




Chart CD. IJBOTH - RLD Pass 1 Processing (Part 1 of 2), Refer to Chart 06




Chart CE. IJBOTH - RLD Pass 1 Processing (Part 2 of 2). Refer to Chart 06




Chart CF. IJBOTH - End Processor (Part 1 of 2). Refer to Chart 06




Chart CG. IJEOTH - End Processor (Part 2 of 2). Refer to Chart 06




Chart CH. IJBOTH - Write SYSCO1 Subroutines, Refer to Chart 06




Chart DA. IJBSCN - Initialize Control Card Processor Refer to Chart 07




Chart DB. IJBSCN - INCLUDE Card Processor and Entry Card Processor, Refer to Chart 07




Chart DC. IJBSCN - Phase Card Processor (Part 1 of 2). Refer to Chart 07




Chart DD. IJBSCN - Phase Card Processor (Part 2 of 2). Refer to Chart 07




Chart DE. IJBSCN - Skip Blanks and Extract Field Subroutines (Part 1 of 2) Refer to Chart 07




Chart DF. IJBSCN - Skip Blanks and Extract Field Subroutines (Part 2 of 2) Refer to Chart 07




Chart DG. IJBSCN - Phase Card Option Processor (Part 1 of 2). Refer to Chart 07




Chart DH. IJBSCN - Phase Card Option Frocessor (Fart 2 of 2), Refer to Chart 07




Chart DJ. IJBSCN - Scanning Directory if Relocatable Library on FBA. Refer to Chart 07




Chart EA. IJBCTL - Phase/Entry Processor (Part 1 of 6). Refer to Chart 08




Chart EB. IJBCTL - Phase/Entry Processor (Part 2 of 6), Refer to Chart 08




Chart EC. IJECTL - Phase/Entry Processor (Part 3 of 6). Refer to Chart 08




Chart ED. IJBCTL - Phase/Entry Processor (Part 4 of 6). Refer to Chart 08




Chart EE. IJBCTL - Phase/Entry Processor (Part 5 of 6) Refer to Chart 08




Chart EF. IJBCTL - Phase/Entry Processor (Part 6 of 6). Refer to Chart 08




Chart FA. IJBMAP - Print Map (Part 1 of 5). Refer to Chart 09






Chart FB. IJBMAP - Print Map (Part 2 of 5). Refer to Chart 09








Chart FD. IJBMAP - Print Map (Part 4 of 5). Refer to Chart 09




Chart FE. IJBMAP - Print Map (Part 5 of 5). Refer to Chart 09




Chart GA. IJBRLD - Pass 2 P-Pointer Processing. Refer to Chart 10




Chart GB. IJBRLD - Pass 2 R-Pointer Processing Refer to Chart 10





Chart GC. IJBRLD - Pass 2 RLD Constant Frocessing. Refer to Chart 11






Chart GE. IJBRLD - Pass 2 Abort and Map Routines. Refer to Chart 11




Chart GF. IJBRLD - Pass 2 Block Phase Header, Refer to Chart 11




Chart GG. IJBRLD - Pass 2 Subroutines. Refer to Chart 11




Chart HA. IJBCAT - Update CII Directory (Part 1 of 2). Refer to Chart 12




Chart HB. IJBCAT - Update CIL Directory (Part 2 of 2). Refer to Chart 12




Chart JA. IJBINL - Initialization (Part 1 of 2). Refer to Chart 01




Chart JB. IJBINL - Initialization (Fart 2 of 2), Refer to Chart 01




Chart JC. IJEINL - Action Processor (Fart 1 of 2) Refer to Chart 01




Chart JD. IJBINL - Action Processor (Fart 2 of 2) Refer to Chart 02




Chart KA. IJBFIN - Process Input from FEA-Relocatable Library. Refer to Chart 03





Chart KB. IJEFIN - Process Input from FEA-SYSLNK Refer to Chart 03



APPENDIX A: LABEL LIST

This label list has two parts: One lists the entry labels and summarizes the function of the CSECTs the labels lead to; the other one lists all the labels occurring in the flowcharts.

Part 1: Entry Labels

rait 1.	Fuct Faners				
Label	CSECT	Chart	Label	CSECT	Chart
ABORT	Beginning of non-recoverable handling subroutine.	GE error		has already been tried of autolink should not be p	
ABTERR	Gives control to IJBRLD so the abort error processing can continue. Entered when non-recovery	n -	CNVHEX	IJBLNK Label at the beginning of routine that converts he to binary notation.	exadecimal
ACSLTH	Some compilers supply control section length in the END car This routine processes the consection length for this speci	d. entrol	COMCHK	IJBMAP Beginning of common (CM) in the MAP processor. The tive length of discreted commons is calculated at the program.	ne cumula- Ly named
ACMDSW	Case. IJBMAP Program switch to indicate ti time through the MAP processo	FA .rst	DECDSP	INBSCN Beginning of decimal disprocessing for the operaphase card.	-
ALNKPR	IJBLNK Starting address of the autol processor, which is entered we ever a phase has finished pro sing and autolink has been requested.	AG ink ihen-	DERCAD	IJBLNK Beginning of subroutine core image blocks. Basic subroutine: 1. Ensures that the text the limits of the pho 2. Finds the core image	cally, this t is within ase;
CLSIZE	IJBLNK Starting label of a subrouting check for control dictionary overflow.	AF ne to		text belongs in; 3. Reads the core image required by the text I/O area.	
CHKNPH	IJBESD Beginning of the ESD processor phase, IJBESD (see "Appendix for a detailed description of	E "	LERLSW	INBLNK Program switch that force tinued processing when a length control section by the ESD processor (C)	a zero is`found
CINOBL	phase). IJBCTL	EE	DMPHSW	IJBLNK Program switch initiali:	
	Number of core image blocks required by this phase is equinumber of bytes loaded, divided block size. Add one block for remainder.	led by any		MVC instruction. Modifice effective NOP by the EST (Chart BA) when a dummy is to be built. By the Estation, the disk address ESD card not yet process	D processor phase card NOP modifi- s of the sed is re-
CNCALK	IJBESD The instructions starting at label cancel autolink. The No switch in CSWITCH (current Contry) is set to indicate that	AUTCL [[tained in location COMN after the phase process finished. (Dummy phase treated as actual phase	ing is cards are
	autolink chould be attempted		D C D C M N	TIDCCN	D.C

DSPRTN

IJBSCN DC
Beginning of displacement operand

autolink should be attempted on

this ER, either because autolink

Label CSECT Chart Label CSECT Chart

ESLECD

EXLCAD

INCLOP

LABST

LTCDNO

processing.

ELBCM IJBESD Beginning of CM (common) processing. Whenever both the ESD item in the card image and the control dictionary entry are commons with matching labels, this routine puts the common with the longest length in the control dictionary. If ccmmons with different labels are found, this routine posts the new common in the control dictionary. The map processor of the linkage editor calculates a total length of commons, which adjusts the phase origin.

ENDERTN IJBOTH CF
Tests SBMDST to determine if the name list should be cleared. (See SBMDST in label list.)

ENDSBM

IJBOTH

CG

Program switch providing an exit
from the END card processor. The
switch is assembled in the NOP
state, initialized to branch by
the END card processor, and reset
to NOP by the END card processor
if the module being processed has
been autolinked.

ENDSCD IJBOTH CG
Searches control dictionary for unassigned LD/LRs, and ensures that the control dictionary number for such items is negative.

ENTALK

IJBSCN

Provides an exit from the \$LNKEDT4

phase of the linkage editor when a

blank ENTRY card is found.

ENTCRD IJBSCN DB Beginning of the entry card processor.

Note: At this time, a blank operand field would be detected in the skip blanks subroutine. (See SKIPE and ENTALK in the label list.)

ERRACT IJBINL JC

Common error exit from the action processor. Error messages are initialized in the action processor, but are actually issued during the execution of another initialization routine (see Chart AC).

FRRNML IJBSCN LA
Program switch initialized to
branch. However, it an error occurs
on an include card and the include
card has created a name list,

ERRNML is set to NOP. This allows the name list to be cleared before card error processing.

ESTRET

IJBESD

Common entry point when the processing of an ESD item is finished.
Instructions starting at this label determine if any more ESD items are in the variable field of the card image.

IJBESD BED Beginning at this label, the ESD processor searches the control dictionary for a label that corresponds to the label of the ESD item in the current control dictionary entry.

IJBLNK

1. Entry point from the autolink routine (Chart AJ) when the control card processing phase is to be loaded.

Entry point from the ESD processor when a dummy phase card has been built and a control card processing phase is to be loaded.

3. Entry point from the initialize IJBOTH routine when the ESD processing phase is to be loaded.

FCHRLD IJBMAP FE Entry point when NOMAP option is found.

IJBSCN

Beginning of the relocatable directory scan for autolink, include, and terminal processing. The scan looks for a module with a name that matches the card image name field.

ISDISP IJBCTL EC Processing when the phase card operand is a displacement.

ISROOT IJBCTL EC Processing when the phase card operand is ROOT.

IJBSCN

Builds the name list of control sections from the operand field of an INCLURE card. These control sections subsequently build a phase (see NMELST in the label list).

IJBLNK

Entry point to the control dictionary search subroutine when a test for control dictionary number assignment is required by the calling

routine. The control dictionary number was available, but because its status was undetermined, entry is made to this subroutine.

LTESID

IJBLNK

Beginning of the subroutine that finds control dictionary number, control dictionary address, or relocation factor, using the ESII number from the language translator and the linkage table constructed by the linkage editor. LTESID is the entry point when the ESII number is supplied.

MAPCST

IJBMAP FB
Sets up for a scan of the control dictionary, searching for control sections that belong to the phase previously identified in this routine.

MAPHAS

IJBMAP FE
Beginning of a control dictionary
scan that searches for phase
entries.

MAPLDR

IJBMAP FC
Sets up for scan of control dictionary that searches for LD/LRs.

NMELST

A list of control sections specified by the name list operand of an INCLUDE card. The list is blank except when a named submodule is still being processed.

NMSBSW

Supplies the information in byte 4 of location PERIDA during INCLUDE card processing in the IJBSCN phase. Resets to zero during the execution of the control card scan in the IJBSCN phase. Bit 6 is set to one during initial INCLUDE card processing, and Bit 1 is set during phase post processing (autolink mode).

NOBLOK

Label in control dictionary entry.

NOBYTE

Label in control dictionary entry.

CRPHDA

Label in control dictionary entry.

CRPHRG

Label in control dictionary entry.

PERIDA

The location labeled FERIDA is a 36-byte input control area used by the linkage editor program to:

- obtain the address of the next card image to be processed after the END card;
- determine the point at which processing is finished for an object module;
- maintain control over the nesting or include statements by functioning as last-in, first-out list to establish processing priorities.

Location PERIDA is used in conjunction with either location ESD000 or ESDN00 (see label list) depending on the input device being used at this time. ESD000 or ESDN00 is loaded with the disk address of the first ESD card image of the object module. PERIDA is loaded with the disk address of the card image that follows the control card image. The linkage editor program compares the disk address in location PERIDA with the address in either ESD000 or ESDN00. Input control is based on the result of the comparison made at END card time. Possible results and corresponding input control actions are:


- The address in PERIDA is equal to or higher than the address in ESD000. Process the card image sequentially following the END card.
- The address in PERIDA is lower than the address in ESD000. Get the address of next card image to be processed from PERIDA.
- The address in PERICA is lower than the address in ESDN00. Get the address of the next card image to be processed from PERICA.
- The address in PERIDA is equal to or higher than the address in ESDNOO. Effectively shift PERIDA left six bytes. Get the address of the next card image to be processed from the updated PERIDA.

Before the comparison is made and the appropriate actions are taken at END card time, the linkage editor program ensures that a value is available for PERICA (see RECFOO in this list). Location PERICA establishes processing priority by functioning as a last-in, first-out list for up to five levels of include (nest depth). The list is built during

^{*} Listing only

the execution of the include card processor (Chart DB). Figure 10 illustrates the physical structure of PERIDA and Figure 11 illustrates how this location functions as a last-in, first-out list.

Note: If all five levels of include are used, the last 6-byte segment of PERIDA contains the address of the card image following the first INCLUDE statement.



Note: Input from system relocatable library if byte 5 bits 5 and 7 are both 0.

Figure 10. PERIDA Layout




Figure 11. Last-In, First-Out List (LIFO)

Label CSECT Chart Label CSECT Chart PHADMD IJBMAP pass 1, from SYS001. Adjusts load address of the phase by the cumulative length of the RLDSW1 IJBRLD discretely named commons. Program switch set to branch within this phase, whenever pointer pro-PHCRD IJBSCN I.C cessing is finished. Beginning of the phase processor in FLCSW2 the IJBSCN phase. This part of the IJBRLD GEphase processor performs two basic Program switch initialized to functions: branch, calculates load address 1. Determines which optional ope-(assembled origin of control dicrand has been used. tionary entry plus relocation 2. Validity checks the phase card factor) when set to NOP in this image. phase. PHSTOR IJBMAP FLDSW3 IJBRLD Reinitializes the phase information Initialized to NOP. Set to branch in location PHEADR (see label list). within this phase whenever R and P pointers indicate wrong phase. PVLBSW IJBLNK Switch set to NOP by END and RLDSW4 IJBRLD INCLUDE card processors it input is Program switch initialized to NOP, from SYSRLB. indicating the ADCON is to be extracted from the core image block. QUAPRO **IJBSCN** If the switch is set to branch, the Beginning of qualifier processing ADCON is replaced in the core image for the operand of a phase card. block. RDALSW RLSW1 IJBOTH Switch set to branch if Autolink is Program switch set and reset within in operation. IJBOTH phase. Setting (NOP or branch) determines if the R and P RECEOO IJBLNK AΑ pointers are to be processed. Program switch set to branch and Several RLD items can habe the reset to NOP by either the ESD prosame R and P pointers. Only the first set of identical R and P cessor (Chart BA) or the END card processor (Chart CF). The ESD propointers are processed. cessor ensures that the correct FLWRIT disk address is in location PERIDA **IJBOTH** (see label list) by branching to the Program switch set to NOP in the read SYSLNK subroutine at location pass 1 RLD processor when the RLD INS000 after the CCW has been set to is to be processed in the pass 2 NOP. The disk address of the next RLD processor. If the switch is set card image is located by updating to branch (initial condition), the the disk until a record is found. RLD is ignored. Register 2 supplies the correct disk address for location PERIDA. The END ROOTNO This location contains a zero when card processor used the same technique to locate the disk address of the first phase is not specified the next card to be processed (put root, and a one when it is a root. into location NDS000). RECF00 is set The value in ROOTNO is either added to branch to prevent updating keyond to or subtracted from the control the proper disk address. dictionary number. • Subtracted - when the control RELBSW IJBLNK AΗ dictionary number is used to Program switch that tests for input obtain a control dictionary

RLDPRC IJBOTH CD Beginning of RLD pass 1 processing.

from the relocatable library. Sets

(branch) in the include processor and resets (NOP) in the END card

RLDRAG IJBRLD GA
Reads RLD information, supplied by

* Listing only

entry address.

DISPLACEMENT

ENTRY ADDRESS

(C/D NO - ROOTNO) X16 =

CDENT1 + DISPLACEMENT =

processor.

Label

CSECT

Chart

Label CSECT Chart

• Added - when a root phase has been specified, a one is added for each control dictionary entry.

SBMDST

A program switch that indicates when NMELST should be cleared (Bit 7) or an END card has been read (Bit 3). Bit 7 is turned on when a named submodule (INCLUDE NAME, (CSECT)) is tound. At the same time, a bit switch in location PERIDA (see label list) is turned on. The apparent duplication of switches is necessary because the first 5-byte segment of PERIDA is a variable, which depends on nested levels of INCLUDEs. At END card time, a test is made of the bit switch in location PERIDA.

If bit 6 of byte 4 in PERIDA is on, turn off bit 7 in SEMEST. The switch in PERIDA can then be tested.

If bit 6 of byte 4 in PERIDA is off, do not change the status of SBMDST. The bit switch has already been moved to some other 5-byte segment of PERIDA. The linkage editor program can then test SEMIST to determine if the END card being processed is part of the module named in the INCLUDE statement (bit 7 in SBMDST off). The name list (NMELST) is cleared at END card time, except when a named submodule still being processed.

SRCHCD IJBLNK Beginning of a subroutine that finds the last duplicate label in the control dictionary.

SRPCOD IJBLNK ΑC Tests for end of control dictionary. Entry point for the labelsearch subroutine.

TRFRAD label in control dictionary entry.

TSTCNT IJBRLD Sets up MAP information (number of ADCCNS outside the phase limits) in a test register. If the register is zeroed, there is no MAP information. If the content is nonzero, MAP information is to be printed.

UPESKAD **IJBLNK** AΕ Updates the disk address to the first record on the next track.

VERLOP IJBRLD Beginning of a loop that reads and verifies all core image blocks written by linkage editor. All verification occurs at this point, rather than after each individual write operation.

XTPHNO IJBLNK AF Beginning of a subroutine that extracts the phase number from the control dictionary.

Part 2: All Labels
As there is only one phase, \$LNKEDT, in this program, "CSECT" here indicates the CSECT
of the general phase.

	•				
Label	CSECT	Location	Label	CSECT	Location
ABORT	IJBRLD	GEB5	DERITE	IJBLNK	AKES
ABORT10	IJBRLD	GEH5	DERITE1	IJBLNK	AKF3
ABTERR	IJELNK	APH4	DERLOP	IJBLNK	AKJ3
ACSLTH	IJBOTH	CGB4	DERSW1	IJBLNK	AKK 1
ACTRET	IJEINL	JEB3	DISKIO	IJBLNK	AGE1
ACTVALID	IJBINL	JCA3	DISKRDWR	IJBLNK	AGD1
ADMDSW	IJEMAP	FAD3	DMPHSW	IJBLNK	AHD3
AD1DSK	IJELNK	AEC3	DPLAB	IJBMAP	FDH1
ALIGNDW	IJECTL	ECD4	DSPRTN	IJBSCN	DCH1
ALIGNA ALIGNA			DSERIA	TODSCH	DCII
	IJBINL	JDF3	FICCCI	TIDOMU	CCE
ALKERR	IJESCN	DGA4	EISCSL	IJBOTH IJBESD	CGF4
ALKEND	IJESCN	DHA1	EISDPC		BCB3
ALNKOD	IJEINK	AGF4	ELBCER	IJBESD	BDD3
ALNKOF	IJBLNK	AHB1	ELBCM	IJBESD	BDC2
ALNKPR	IJEINK	AGB4	ELBDSD	IJBESD	BDF5
ALNKSC	IJBLNK	AGE4	ELBELR	IJBESD	BCH5
ALNKVL	IJELNK	AGJ5	ELBER	IJBESD	BCB4
	222322		BLBGSD	IJBESD	BDJ5
BLDENT	IJBCAT	навз	ELBINT	IJBESD	BFE1
BUILD	IJBCAT	H A G 1	BLBISITW	IJBESD	BCE 5
			ELBLD	IJBESD	BEA
CALCWA	IJEINL	JAJ2	ELBLDR	IJBESD	EEB3
CALMAIN	IJECAT	HAG4	ELBNAS	IJBESD	BEF4
CANCL	IJBLNK	AHB5	ELBNCD	IJBESD	BFB 1
CANCLE	IJERLD	GEJ5	ELBNLR	IJBESD	BED2
CDSIZE	IJBLNK	AFB4	ELBPC	IJBESD	BDE
CHABKCT	IJEFIN	KAD5	ELBSD	IJBESD	BDC4
CHEKQU	IJBCTL	EBB3	BNCRLT	IJBOTH	CGHI
CHKNPH	IJEESL	BABI	ENDERR	IJBLNK .	AJH4
CHKRP	IJBSCN	DBE3	ENDOPER	IJBINL	JCD1
CHKRPN	IJBSCN	DDD5	ENDPRC	IJBOTH	CFA
CHKSYM	IJBLNK	AHJ3	BNDRTN	IJBOTH	CFH2
CHQUALIF	IJECTL	ECD2	ENDSBM	IJBOTH	CGH 4
CIMBLK	IJECTL	EEH4	BNDSCD	IJBOTH	CGB 1
CINOBL	IJECTL	EEB1	ENDXFP	IJBOTH	CFA4
CLRCMN	IJEMAP	FAE2	BNLD	IJBESD	BBB4
CLREXT	IJEOTH	CHE3	ENOTO0	IJBOTH	CFA2
CMDEL	IJBSCN	DEJ4	ENOXFR	IJBOTH	CFC5
CNCALK	IJEESD	BCA1	ENTALK	IJBSCN	DDH 4
CNTSW	IJBOTH	CDF 1	ENTCRD	IJBSCN	DBB4
CNVAHX	IJELNK	ACJ3	ENUNAS	IJBOTH	CGD¶
CNVBIN	IJEMAP	FEB4	EPHSCD	IJBESD	BFK4
CNVHEX	IJBLNK	ACB4	EPHSCN	IJBESD	BFF3
CNVHSW	IJELNK	ACG3	EPHULD	IJBESD	BFD4
CNVLOP	IJBMAP	FED4	ERRACT	IJBINL	JCB5
CNVSHF	IJELNK	ACH3	ERRNML	IJBSCN	DAF2
COMCHK	IJBMAP	FAG1	ERROR	IJBLNK	AJB3
CONTSCN	IJECAT	нант	ERROR 10	IJBLNK	AJJ2
CQUAL	IJBCTL	ECA2	ERROR20	IJBLNK	AJJ3
CRDEND	IJESCN	DDB4	ERROR40	IJBESD	BBB5
CTLSKP	IJBLNK	AHG2	ERROR40	IJBLNK	AJF4
CTNOBL2	IJECTL	EEC2	ERROR40	IJBLNK	AJK4
CINODEZ	TOTCIT	BECZ	ERROR50	IJBLNK	AJF5
DECDSP	TIRSON	מ מ מ	ERRO00	IJBOTH	CAC5
DELEXT	IJESCN	DDA1	ERRO02	IJBLNK	ACC4
	IJBSCN	DCH4			
DELIMENT	IJEINL	JCH1	ERRO12	IJBSCN	DEF4
DERCAL	IJBLNK	AKH3	ERRO13	IJBSCN	DEE5
DERDAD	IJELNK	AKB1	ERRO 13A	IJBOTH	CCH5
DERDOK	IJELNK	AKD1	ERRO14	IJBSCN	DBF2
DERDSW	IJELNK	AKH1	BRR022	IJBCTL	EBD3
			ERRO23	IJBCTL	EDD2

Label	CSECT	Location	Label	CSECI	Location
ERRO24AA	IJBCTL	EBB4	FNDDEL	IJBSCN	DDA4
ERRO32	IJESCH	DGB4	PNDDELIM	IJBINL	JCF1
ERRO40	IJBESD	BDH1	FNDENT	IJBLNK	AHH2
ERRO41	IJEESL	BFA3	FONDEL	IJBSCN	DEE4
ERRO43	IJBESD	BDB5	FRDLNCI	IJBFIN	KBF1
ERRO43	IJBESD	BEG5	FRDLNF	IJBFIN	KBB3
ERRO43	IJBESD	BEJ2	FRDLNOT	IJBFIN	KBJ2
ERRO44	IJBINK	AFD4	FRDNEST	IJBFIN	KAE2
ERRO45	IJBESD	BCD2	FRDUMPH	IJBFIN	KAA2
ERRO46	IJBESD	BDF3	FELBENA	IJBFIN	KAC2
ERRO50	IJBLNK	AKE1	FRLBRET	IJBLNK	AHB3
ERRO50	IJBOTH	CCE4	FRMDOIO	IJBFIN	KAE4
ERRO55	IJBOTH	CDH3	FRMINID	IJBFIN	KAG5
ERRO58	IJBOTH	CGD4	FRMOVE	IJBFIN	KAB4
ERRO70	IJBLNK	ABH2	FRUPAD	IJBFIN	KAA3
ERRO81	IJECTL	ECJ3			
ERRO85	IJBMAP	FDF5	GETCENT	IJBRLD	GAG4
BBR091	IJEOTH	CHD2	GETVRB	IJBSCN	DAG5
ERRO93	IJBLNK	AKE5	GHERKIN	IJBINL	JBH4
BRR097	IJELNK	AGH2	GORLD	IJBMAP	FDJ4
BBR44	IJBLNK	ABC3	001.22	2022	. 20 1
			HOHMANY	TIDOMI	uggg
BRR44A	IJELNK	ABB2	HCWMANY	IJBCTL	EEE4
BSC NCD	IJBESD	BFD3			
BSDNXT	IJEESD	BAH2	IJBCAT	IJBCAT	HAB1
BSDRET	IJBESD	BAB3	IJBMAP	IJBMAP	FAC1
BSD SBM	IJEESE	BCH1	IJBOTH	IJBOTH	CAB1
BSD1ST	IJBESD	BAA2	IJBRLD	${ t IJBRLD}$	GAB1
BSIXTA	IJBMAP	FAG3	IJBSCN	IJBSCN	DAB1
ESLBCD	IJBESD	BDB1	INCCRD	IJBSCN	DBA 1
BOPDCN	IJEESL	BFG2	INCCRD1	IJBSCN	DBE1
BOPDOK	IJBESD	BFC 2	INCERR	IJBSCN	DGC4
				i i	
BOPDSW	IJEESD	BFD2	INCFND	IJBSCN	DHE
BUPDXT	IJBESD	BFC5	INCGET	IJBSCN	DGC 1
BOPTRY	IJBESD	BFG1	INCGET1	IJBSCN	DGC2
BXECWR	IJEMAP	FDJ5	INCGET2	IJBSCN	DGF1
BXLOAD	IJBLNK	AHB4	INCLOP	IJBSCN	DGK 1
BXINLP	IJBMAP	FDB2	INCLPR	IJBSCN	DGE 1
BETNPR	IJBMAP	FDG2	INCRED	IJBSCN	DGD5
BIINSW	IJEMAP	FDD2	INCREE	IJBSCN	DGH1
BXTRCT	IJBSCN	DEB3	INDJDR	IJBLNK	AHH5
BXTSCN	IJEMAP	FDC 1	INSO00	IJBLNK	AAFO
	202022	150	INTPT2	IJBINL	JAB1
PBICLB	IJEINL	JBF2	INTSOI	IJBINL	JAC2
and the second s		and the second s	ISDISP	IJBCTL	ECA 3
PBILNK	IJBINL	JAE3			
PDINSEC	IJECTH	DJJ2	ISROOT	IJBCTL	ECE3
PBIRES	IJBINL	JAC5			
PBIRLB	IJEINL	JBF3	LABST	IJBSCN	DBE2
PBRDIOC	IJBOTH	DJB3	LDRGO	IJBMAP	FCB3
FBRDIRBĻ	IJEO T H	DJB2	LDRSCN	IJBMAP	FCG2
FBRDIRF	IJBO T H	DJC1	LDRTSD	IJBMAP	FCC3
FBRDIRLB	IJEOTH	DJB1	LKQUO	IJBSCN	DCD 4
FBRDNXT	IJBOTH	DJG1	LOADBASE	IJBLNK	AHF4
FBRESY1	IJEINL	JBA1	LOGMSG	IJBLNK	ADB2
FCHRLD	IJBMAP	FDE5	LSETB	IJBLNK	ABG2
FCLRLOOP	IJBINL	JDD1	LTCDAD	IJBLNK	ABA4
PCLRNMAX	IJBINL	JDD2	LTCDNO	IJBLNK	ABJ2
PDISKIO	IJBLNK	AGF1	LTCDRF	IJBLNK	ABB4
FINCLOP	IJECTH	DJE3	LTESID	IJBLNK	ABC2
FINDEL	IJBSCN	DEE3			
FINDND	IJESCN	DBJ3	MAINFLOW	IJBINL	JDB5
FINPRO	IJBCTL	ECG3	MAPCST	IJBMAP	FBH2
FIRSTPH	IJECTL	EAB2	MAPHAS	IJBMAP	FBE5
FLDUMPH	IJBFIN	KBA2	MAPHNM	IJBMAP	PBH1
FLINIT	IJEFIN	KBE3	MAPLDR	IJBMAP	FCF2
FLNEST		KBB5	MOREBLK	IJBCTL	EEG 2
	IJBFIN				
FLNRETI	IJEINL	JCC1	MOVENTRY	IJBCTL	EAD1

Label	CSECT	Location	Label	CSECT	Location
MOVPER	IJECTH	CFJ1	RESET	IJBSCN	DEC3
			RETCHABK	IJBFIN	KAG4
NDESLP	IJEINK	AJH1	RETOUR	IJBINL	JCE5
NEWPHS	IJECTI	EFB3	RETURN	IJBCAT	HBB 1
NEWPHSS	IJECTL	EFD3	FLADCN	IJBRLD	GCB3
NEXTOPER	IJEINL	JCD3	RLBOPEN	IJBINL	JBC4
NEXTOPT	IJESCN	DFG3	RLBYWR	IJBOTH	CEG2
NOAUTOCHK	IJESCN	DFC2	RICTER	IJBRLD	GBE2
NOFLTPT	IJECTL	EBH 1	RLDCLEAR	IJBCTL	EFH3
NOSCAGAN	IJECTI	ECE2	RLDCMN	IJBELD	GBG3
NOSTAT	IJECAT	HBJ 1	RLDCON	IJBRLD	GCA1
NOTACT	IJEINL	JCD5	RLDOP	IJBRLD	GAE3
NOTCTL	IJBLNK	AJB1	RLDOR	IJBRLD	GBB1
NOTF	IJECTI	EEC2	RLDPRC	IJBOTH	CDE 1
NOTRFR	IJEMAP	FAE5	RLDPRC3	IJBRLD	G E B 1
NOT 1ST	IJECTI	EAB4	FLDRAG	IJBRLD	GAA2
NTABS	IJESCN	DDA3	RLDRET	IJBR LD	GAD2
NTESLP	IJELNK	AJF1	RLDSW1	IJBRLD	GAH2
NTROOT	IJECTL	EBA1	RLDSW2	IJBRLD	GBD3
NXTCARD	IJEINL	JCA1	FLDSW3	IJBRLD	GCC 1
			RLDSW4	IJBRLD	GCE3
OTHINC	IJECTH	CAA5	RLRET	IJBOTH	CDI1
OTHTFR	IJBOTH	CAF3	RLSTP	IJBOTH	CDB4
OTHTYP	IJECTH	CAD3	RLSW1	IJBOTH	CDH1
OVRLSW	IJEMAP	FDD1	RLWRIT	IJBOTH	CEA2
			ENXTRN	IJBRLD	GEE3
PBDYCHK	IJESCN	DFF2	ROTSID	IJBRLD	GCC4
PCILYES	IJEINI	JEE1			
PHADMD	IJEMAP	FBA1	SAVCTL	IJBSCN	DBB5
PHCEXIT	IJESCN	DFH3	SAVCTL1	IJBSCN	DDJ5
PHCOPTN	IJBSCN	DFB2	SCAGAN	IJBCTL	€CG2
PHCRD	IJESCN	DCA1	SCAN	IJBMAP	FBJ2
PHCRD1	IJESCN	DCG1	SCANCD	IJBCAT	HAE 1
PHSCAN	IJEMAP	FBC5	SEEBLK	IJBSCN	DAE3
PHSPRC	IJECTL	EAF1	SELFRLC	IJBMAP	FBE 2
PHSTOR	IJEMAP	FAJ2	SETPHS	IJBCTL	ECB5
PHXADD	IJECTI	EDD1	SETUPSCN	IJBOTH	CAC3
PRERR	IJEINK	AJC4	SKIPB	IJBSCN	DEE1
PREXTN	IJEMAP	FDB1	SONOMN	IJBMAP	FAF 1
PRINT	IJEINK	ADE1	SPACE1	IJBLNK	ADE3
PRSDPC	IJBESC	BCC1	SRCHCD	IJBLNK	ACB2
PRTLINE	IJEINK	ADF1	SRLABL	IJBLNK	ACC2
PRTLST	IJEINK	ADB4	SEPCOD	IJBLNK	ACD2
PS3SW2	IJERLD	GAF4	STORR5	IJBSCN	DDE2
PS3SW4	IJEFLD	G A H 4	STRLD	IJBCTL	EEC4
			STRTBLD	IJBCAT	HAF2
QUAPRO	IJESCN	DDA5	SUBMOD	IJBSCN	CBH1
	22222		SVACHK	IJBSCN	DFE2
RADD4	IJERIC	GAG2	SYMBORG	IJBCTL	EBE1
RDALSW	IJBLNK	AHD1	SYSLIB	IJBSCN	DGE3
RDEXEC	IJEINK	AHC3	SYSREST	IJBINL	JAC4
RDNEXT	IJELNK	AHE1			
RDOK 01	IJERIC	GGG1	TAPEO1	IJBINL	JAH3
RDSF01	IJERLD	GGF3	TERSXY	IJBMAP	FDD3
RDS000	IJEINK	AAB1	TISDISK	IJBRLD	GGC2
RDS001	IJBELD	GGB1	TISESD	IJBLNK	AJE2
READC1	IJEINK	AGE1	TFYROT	IJBMAP	FBE1
READLST	IJERLD	GDB4	TSTCNT	IJBRLD	GDD1
RECF 00	IJELNK	AAC3	TSTESD	IJBOTH	CFH1
RELOC	IJEMAP	FBF2	TSTLIM	IJBSCN	DDF 1
RELROUT	IJERID	GDC2	ISTNEG	IJBSCN	DDC2
REPF01	IJERLC	GGB5	TSTRLD	IJBRLD	GEB 3
REPROC	IJECTH	CCE2	TSTRLDXX	IJBRUD	GDA2
REPTXT	IJEOTH	CCC3	TSTUNR	IJBRLD	GDA1
REPOO1	IJEFIC	GGB4	TXTALL	IJBOTH	CEG4
RESDCN	IJERLC	GCC5	TXTGET	IJBOTH	CBB3

Label	CSECT	Location	
TXTPRC	IJBOTH	CBB1	
TYPEVB	IJEINK	AGD4	
UNRSPC	IJEMAP	FDH3	
UPDATE	IJESCN	DEB5	
UPDCOM	IJBCAT	нвсз	
UPDDIR	IJECAT	HAB4	
UPDSKAD	IJEINK	AEG3	
UPNDS	IJBOTH	CAJ1	
USESYS	IJEINI	JBG1	
VALIDEN	IJBINL	JAD1	
VERLOP	IJERLD	GEE1	
VERLOP	IJERLD	GFE1	
WHATNOW	IJBCTL	EFB1	
WRLST	IJERLD	GFA1	
WRSF01	IJBOTH	CHB4	
WRST01	IJECTH	CHA2	
WRS001	IJBOTH	CHB1	
WRTRFR	IJECTI	EDG 1	
XTPHGT	IJELNK	AFE1	
XTPHNO	IJEINK	AFE1	

APPENDIX B: PHASE TO MODULE CROSS REFERENCE

<u>Phase:</u>

<u>Module:</u>

\$LNKEDT

IJBLE1

APPENDIX C: ERROR MESSAGES CROSS REFERENCE

Message	CSECT	Chart	Message	CSECT	Chart
2100I	IJBOTH	CA	21421	IJBESD	ВВ
2101I	IJBSCN	D A	2 143 I	IJBESD	BD, BE
2102I	IJBLNK	AC	2144I	IJBLNK	AB, AF
	IJBSCN	DD	2 1 45I	IJBESD	BC
2110I	IJBSCN	DA	21461	IJBESD	BD
2111I	IJBSCN	D A	2147I	IJBOTH	CG
2112I	IJBSCN	D A ´	21501	IJELNK	A K
	IJBINL	JC		IJBOTH	СВ
2113I	IJBOTH	CC	2 1 51I	IJEOTH	CC
	IJBINL	JC	2 1 55 I	IJBOTH	CD
	IJBSCN	DE	2156I	IJEOTH	CE
2114I	IJBSCN	D A	2 1 58I	IJBOTH	CG
2116I	IJBSCN	D A	2160I	IJECTL	EF
	IJBLNK	A H	2 1 61I	IJBSCN	DF
2117I	IJBSCN	D A	2 17 0I	IJEOTH	CB, CD, CF
2 1 20I	IJBCTL	EA	2 1 81I	IJBCTL	EA, EC
2121I	IJBSCN	DC	21821	IJECTL	EF
21221	IJBCTL	EB .	2 1 84I	IJBINL	JB
2123I	IJBCTL	ED	21851	IJBMAP	FD
2 1 24I	IJBCTL	EB, EC	2 1 86I	IJBCAT	HA
21251	IJBSCN	DC	2 1 90I	IJBINL	JA
2130I	IJBSCN	DG	2 191 I	IJBOTH	CH
2131I	IJBSCN	DG		IJBINL	JA
2132I	IJBSCN	DG	2 192 I	IJBCAT	HA
2 1 33I	IJBSCN	DB	2 1 93Į	IJELNK	AK
2 13 5I	IJBINL	JC, JD	2 194 I	IJBLNK	AG
21361	IJBINL	JC, JD	21951	IJBINL	JB
2137I	IJBINL	JC, JD	2 197 I	IJBLNK	AG
2140I	IJBESD	BB, BD	21991	IJBMAP	P D
2141I	IJBESD	BF			

APPENDIX D: SYSTEM RESIDENCE ORGANIZATION

Compo	noint.	Startin	g Disk Addre	SS	Number of Tracks	R = Required
Сотро	nent	СС	нн	R	(Alloc.)	O = Optiona
IPL Record	- (Phase \$\$A\$IPL1)	00	00	1		R
IPL Record	(Fildse ppApiFLI)	00	00	2	1	R
System Volume Label		00	00	3		R
User Volume Label		00	00	4		0
	Record 1	00	01	1		R
System Directory	Record 2	00	01	2		R
System Directory	Record 3	00	01	3	1	R
	Record 4	00	01	4		R
IPL Records (Phase \$\$A\$	\$PLBK)	00	01	5		R
Cara Image Divertory	Cataloged Phases	00	02			
Core Image Directory	Linked Phase	00	02		*	R
Core I mage Library Mem	bers	х	Y+1	1	*	R
Relocatable Directory		Z+1	00	1	*	0
Relocatable Library Men	nbers	х	Y+1	1	*	. 0
Source Statement Direct	ory	Z+1	00	1	*	0
Source Statement Librar	y Members	x	Y+1	1	*	0
Procedure Directory		Z+1	00	1	*	0
Procedure Library Memb	×	Y+1	1	*	0	
Label Information Area		Z+1	00	1	Device dependent	R

^{*} Allocation Dependent on User Requirements
X = Ending CC of the Preceding Directory
Y = Ending HH of the Preceding Directory
Z = Ending CC of the Preceding Library

Figure 12. System Residence Organization on CKD

Component	Starting Disk Address Block Number	Number of Blocks	R=Required O=Optional
IPL Records (Phase \$\$A\$IPL0)	0	1	R
System Volume Label ¹	1 .	1	R
System Directory	2	1	R
IPL Retrieval Program (Phase \$\$A\$PLBF)	3	7	R
Core Image Directory	10	*.	R
Core Image Library Members	′ X+1	*	R
Relocatable Directory	Y+1	*	0
Relocatable Library Members	X+1	*	0
Source Statement Directory	Y+1	*	0
Source Statement Library Members	X+1	*.	0
Procedure Directory	Y+1	*	0
Procedure Library Members	X+1	*	0
Label Information Area	Y+1	200 ²	R

^{* =} Allocation dependent on user requirements

Figure 13. System Residence Organization on FEA

X = Last block of preceding directory

Y = Last block of preceding library

 $^{^{1}\,\,}$ Optional user volume labels if written will be in the same block following the system volume label.

Using the Restore program you may allocate a label information area different than the default size of 200 blocks.

Notes to Figure 12

The disk device can be an IBM 2314, an IBM 2319 or an IBM 3333/3330/3330-11/3340/3350. The organization of SYSRES is as follows:

IPL

This area contains the initial program load (IPL) bootstrap program, which causes the IPL retrieval program to be read from SYSRES and loaded into real storage.

System Volume Label

The volume label (VOL1 label) contains the address of the volume table of contents (VTOC) established when the pack was initialized.

User Volume Label

The user volume label area is provided for any additional standard volume labels (VOL2-VOL8 labels). This area can extend from record 4 through the end of track 0.

System Directory

This area contains the system (master) directory. Record 1 contains the location of the core image directory and the address of the label information area. Records 2, 3, and 4 contain the starting addresses of the relocatable directory, source statement directory, and procedure directory, respectively. Record 5 contains the IPL retrieval program.

Core Image Directory

This directory consists of two or more tracks, depending on the allocation specified by the user. The directory is in two parts: The first is the directory of cataloged phases; the second is the directory of linked phases. Each directory entry describes one phase in the core image library and contains such information as the phase name, loading address, number of blocks, type of phase, entry point, starting disk address in the core image library, and the number of text bytes in the last block. The entries are sorted in alphanumeric sequence. The first entry in the directory is called the library descriptor entry. This contains such informations as the number of directory tracks, library cylinders, active phases, directory blocks available, and library blocks available. Thereafter, the entries have a length varying from 14 bytes to 34 bytes (depending on the specifications in the PHASE statement). Entries are grouped in blocks of 256 bytes,

Core Image Library

The core image library consists of one or more complete cylinders, depending on the allocation specified by the user.

plus an 8-byte key for the highest phase name in the block.

Relocatable Directory

This directory consists of one or more tracks, depending on the allocation specified by the user. It contains two types of information:

- System directory information for the relocatable directory and library. This information occupies the first five entries of the first record in the relocatable directory.
- 2. An entry that describes each module (the output of a complete language translator run) in the relocatable library and contains: the module name, total number of text-record blocks required to contain this module, starting disk address of the first text-record of this module, and change level identification.

Relocatable Library

The relocatable library consists of one or more complete cylinders, depending on the allocation specified by the user. The number of modules and the size of each module to be contained in this library dictate the number of tracks

that must be allocated.

Source Statement Directory

This directory consists of one or more tracks, depending on the allocation specified by the user. It contains two types of information:

- System directory information for the source statement directory and library. This information occupies the first five entries of the first record in the source statement directory.
- 2. An entry that describes each book (a sequence of source language statements in a compressed card image format, accessed by a single name) in the source statement library and contains: a sublibrary prefix, the book name, starting disk address of the first block of this book, total number of blocks required to contain this book in the source statement library, and change level information.

Source Statement Library

The source statement library consists of one or more complete cylinders depending on the allocation specified by the user. The number of blocks and the size of each book to be contained in this library dictates the number of tracks that must be allocated.

Procedure Directory

This directory consists of one or more tracks depending on the allocation specified by the user. It contains two types of information:

- 1. System directory information for the procedure directory and procedure library. This information occupies the first five entries of the first record in the procedure library.
- 2. An entry that describes each procedure (a set of control statements in card image format) catalogued in the procedure library and contains: the name of the procedure, the starting disk address of the procedure, the number of blocks occupied in the procedure library and a version and modification level.

Procedure Library

The procedure library consists of one or more complete cylinders, depending on the allocation specified by the user. Each procedure consists of one or more consecutive 80-byte blocks, containing control statements (one card image per block).

Label Information Area

The label information area contains standard, partition standard, and user label information for all partitions. This area is allocated 2 cylinders on the 3333/3330/3330-11, 2 cylinders on the 2314/2319, 3 cylinders on the 3340, or 1 cylinder on the 3350. Job Control stores label information found in job control statements here. The label information area follows the last library and ends the SYSRES file.

Volume Table of Contents

Following the label information area, the use of the remaining areas on the disk pack is left to the user's discretion. However, the volume table of contents (VTOC) must be contained on the same physical disk pack as the SYSRES file. (A VTOC is required on every disk pack.) The VTOC is most frequently the last cylinder before the alternate track area. The location and length of the VTCC are determined when the pack is initialized.

The VTCC is a file describing the organization of the disk pack. It contains the VTCC identifier (format 4 label)

that contains the starting and ending addresses of the VTOC, a format 5 label that is not used by DOS/VS, and format 1, 2, and 3 labels that identify and describe all files on the pack. More specific information on label formats is contained in the $\underline{\text{DOS/VS}}$ $\underline{\text{DASD}}$ $\underline{\text{Labels}}$, GC33-5375.

Alternate SYSRES Layout

The relocatable library, the source statement library, and the procedure library are shown as optional areas of the SYSRES tile because these libraries are not essential for system operation. If desired, the relocatable and source statement libraries can be defined as private libraries; a private library for the procedure library is not supported. A private core image library can also be defined, but the system core image library must always be included on the SYSRES tile.

PRE-PROCESSING

- 1. For each ESD item produced by a language translator, an input control dictionary entry is built at a rixed location in storage. In some cases this input control dictionary entry will be moved to the control dictionary during processing.
- 2. The input ESD type field is validated.
 - If it is a weak external, the ESI type field in the input control dictionary entry is set to ER and the NOAUTOL and WXTRN bits in CSWITCH are turned on.
 - If it is invalid, an error condition exists, the whole ESD card is ignored, and the next ESD card is processed.
- Further pre-processing depends on the input ESD type.
 - For LD ESD input
 Each input LD ESD item has a
 pointer (ESID) to the linkage table
 control section. This pointer is
 used to determine whether an input
 ESD item has already been
 processed. The check is made by
 locating the corresponding linkage
 table entry and investigating the
 control dictionary number stored in
 this entry.

If the number is:

the ESD item pointed to by the LD has not yet been processed. The LD is then marked unassigned in CSWITCH of the input control dictionary entry.

negative the entry is ignored and the next ESD item is processed.

positive an entry already exists for the ESD item pointed to by LD. If the existing entry is of the type SD or CM, the LD is marked assigned, and the control dictionary number of the SD or CM is stored in the input control dictionary entry. If the entry is not of the type SD or CM an error condition exists.

- For ER ESD input
 If NOAUTO has been requested for
 the phase being processed, the
 NOAUTOL bit in CSWITCH is set on.
 Otherwise, CSWITCH remains off.
- For SD or PC ESD input Requirements:
 - (1) The assembled origin must be aligned on a double word boundary.
 - (2) PC must be unnamed.

The relocation factor is calculated by subtracting the assembled origin from the storage address (NXPHRG).

For a normal INCLUDE the pre-processing is finished at this stage.

For a submodular INCLUDE the name list of included CSECIs is scanned for a name identical to the name of the input control dictionary entry. If the names match, pre-processing is rinished. If not, the ESD type field in the input control dictionary entry is changed to ER and a switch is set to ensure that the control dictionary number in the linkage table is given a negative value.

Note: A negative control dictionary number in the linkage table entry is a signal for the FSD processor to ignore LDs belonging to this section definition, and for the text processor to ignore the corresponding text cards.

FRCCESSING

 The control dictionary is scanned for an entry with the same name as the input ESD item.

This scan starts at the end of the control dictionary and proceeds towards the beginning until either a match occurs or the beginning of the control dictionary is reached. If a match occurs, the control dictionary entry is called a duplicate.

The scan continues if the duplicate is a phase entry.

- If no duplicate is found, the input control dictionary entry is added to the end of the control dictionary.
- If the input ESD is an SD, PC, CM, or ER, an entry is made in the linkage table.
- If a duplicate was found, the action taken by the ESD processor depends on the relationship between input and duplicate. Use Figures 14 - 18 to determine the different actions taken

Name	Description
A1	Ignore input control dictic-
i i	nary entry.
A2	Add input control dictionary
i i	entry to the end of the con-
i i	trol dictionary.
A3	Replace duplicate with the
1	input control dictionary entry.
A4*	Add the linkage table entry
1 !	pointing to the last entry
1	added to the control dictio-
1 1	nary.
A5*	\mid Add the linkage table entry \mid
1 !	pointing to the duplicate.
A6	Change duplicate LE to LR.
A7	Continue scan of the control
1	dictionary.
A8	\mid Save length of longest CM in \mid
4	the control dictionary.
A9	Give control dictionary,number
1	in linkage table a negative
1	value.
A10	Change input LD to LR.
A11	Set 'Possible Duplicate Entr y'
1	switch.
Err-40	Print error message '2140I' and
1	go to RDNEXT.
Err-43	Print error message '2143I' and
1 _	go to RDNEXT.
Err-46	Print error message '2146I' and
	go to RDNEXT.
	- las la las Tuginos as a 2
	submodular INCLUDE was used and
	ame list of included SDs does not
	in an SD, the control dictionary
	in the linkage table is given
ı anega	ative value.

Figure 14. ESD Processing Actions

by the ESD processor. A summary of all possible ESD processing actions is shown in Fig. 14. The actions are named A1 - Err-46. To find out the appropriate action(s) taken during input processing of CM, ER, SD, or LD use Fig. 15, 16, 17, 18 respectively. The upper part of these figures shows the various conditions which exist (Y), not exist (N), or can be ignored (-), while the lower part indicates the actions taken (X).

Figure 15. Process Input CM

Duplicate = SD, LD, or LR = LD = CM = ER Duplicate unassigned * Name = 'IJ' or 'IBM' Name = 'IBM' NOAUTO for input Duplicate in current phase Duplicate in ROOT phase		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Y N N N Y N N	Y N N N Y Y N N N O N O O O O O O O O O	Y N N N N Y - Y	Y N N N Y - N Y	Y N N N N Y N N	Y N N N N - -	Y Y N N Y - Y	Y N N Y - N Y	Y N N N Y N N	Y Y N N N - -	N N Y N - - -	N N Y - - N	N N Y - - Y Y	N N Y N Y N Y	Y - N N Y
A 2 A 3 A 4 A 5 A 6 A 7	+		X X -	X X -	- - x	- - x	- - x -	- - x	- - x x	- x x	- - x x	- - x x	- x	- X - X -	- x	- X - X	- - - - x

* SD is to be considered assigned

Note: Weak externals are processed like FRs for which NCAUTO is requested.

Figure 16. Process Input ER

Durlicate = SD	1	1	N	N	N	N	Y	Y	Y	Y	N	N	N	N	N	N	N	N	N	N	
= CM	i	i	Y	N	N	N	N	N	N	N	N	N	N	N	N	N	N	N	N	N	
= LD or LR	i	i	N	N	N	N	N	N	N	N	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	
= ER	i	i	N	Y	Y	Y	N	N	N	N	N	N	N	N	N	N	N	N	N	N	
Duplicate unassigned	i	i	_	-	_	_	_	_	_	_	N	N	N	Y	Y	Y	Y	Y	Y	Y	
Input and duplicate ESIDs a	ree i	i	_	_	_	_	_	_	-	_	_	_	_	N	N	N	Y	Y	Y	Y	
ASSORGS a		i	_	-	_	_	_	_	-	_	_	_	_	_	_	-	N	N	N	Y	
Duplicate in current phase	ĺ	i	_	_	Y	N	Y	N	N	N	_	Y	N	_	Y	N	-	Y	N	_ ;	
Name = 'IBM'	i	i		N	Y	Y	_	Y	N	N	N	Y	Y	N	Ÿ	Y	N	Y	Y	_	
Duplicate in ROOT phase	i	i	-	_	_	-,	-	_	N	Y	_	-	_	_	_	_	-	_	_	-	
	+	+-																			
	+	+ -																			
A2	1	١	-	-	-	X	-	X	X	-	-	-	X	-	-	X	-	-,	X	-	
A3	1	1	X	X	X	-	-	-	-	-	-	-	-	-	-	-	-	-	-	X	
A 4	1	1	-	-	-	X	-	X	X	-	-	-	X	-	-	X	-	-	X	-	
A5	i	i	X	X	X	-	X	-	_	X	-	-	-	_	-	-	-	-	-,	X	
A 9	i	í	_	-	-	_	X	-		X	_	_	-	-	-	-	-	_	-	_ '	
Err-43	i										X	X	_		X		X				

Figure 17. Process Input SD

Durlicate = SD, LD, or LR = CM = LD or LR = FR Durlicate unassigned ** Input unassigned Input points to duplicate SD Input and durlicate point to same C/F entry Names of C/D entries agree Name of Input and Durl = 'IBM' Durlicate in current phase Input and durlicate ASSORGs agree		+++++++++++++++++++++++++++++++++++++++	N Y N - -	N N N Y - - N -	N N N - - - - Y Y	N N N Y - - - Y N	Y N - N - - N - N	Y N N N - - Y N	Y N - N N Y Y N N Y Y N N	Y N N N Y - N Y	Y N - N N Y Y Y Y Y	Y N Y N N - Y - - Y	Y N Y N N N N N	Y N Y N N N Y N Y Y	Y N Y N N N N Y Y	Y N Y N N N - N Y -	_	Y N Y - - -	Y N N N - N Y - - - Y	Y N N N - N N - N - Y - Y	Y N N N - N N - Y N Y Y	Y N N N - N N - Y Y Y
A1 A2 A3 A10 A11 Err-43 Err-46	+	+-	- - - - - x	- x x	- х х	х - х -	-	x - -	- - -	x - -	- - x	-	-	x - -	- - -	- - -	- - x	_ X :	- *- -	- - -	-	-

* Action A3 is performed retaining the ESD type of the Duplicate

** SD is to be considered assigned

Figure 18. Process Input LD

POST-PROCESSING

- For ER, LD/LR, or CM ESD input the next ESD item is selected for processing.
- For SD or PC ESD input
 - The control dictionary is scanned for unassigned LDs or LRs pointing to the input item.
 - The control dictionary entries found during the previous scan are updated. This is done by storing

in the control dictionary entry the control dictionary number found in the linkage table entry (that corresponds to the input item).

 The storage address (NXPHRG) is updated by adding the length of the control section to it.

Note: If the length of the control section is provided in the END card, CSECT IJBOTH performs action 3.

For a detailed description of the Linkage Editor Map refer to: DOS/VS Serviceability Aids and Debugging Procedures, GC33-5380.

Input List

```
JOB NO NAME 06/28/77
                                             LINKAGE EDITOR CIAGNOSTIC OF INPUT |
| ACTION TAKEN MAP REL
         INCLUDE IJBSL1
LIST
         PHASE DSERV, *, NOAUTO
         INCLUDE FBAEXCP
INCLUDE IJJCPDV1
INCLUDE (IJBDS050)
| LIST
| LIST
LIST
| LIST
         PHASE DSERVC, *, NOAUTO
| LIST
         INCLUDE , (IJBDSC)
| LIST
         PHASE DSERVF,*, NOAUTO
| LIST
         INCLUDE , (IJBDSF)
LIST
         PHASE DSERV1,*, NOAUTO
| LIST
         INCLUDE , (IJBDS141)
         PHASE DSERV2, DSERV1, NOAUTO
LIST
| LIST
         INCLUDE , (IJBDS250)
LIST
         PHASE DSERV2F, DSERV1, NOAUTO
| LIST
         INCLUDE , (IJBDS25F)
LIST
         PHASE DSERV3, DSERV1, NOAUTO
         INCLUDE , (IJBDS350)
| LIST
LIST
         PHASE DSERV4, DSERV1, NOAUTO
LIST
         INCLUDE , (IJBDS450)
         PHASE DSERV5, DSERV1, NOAUTO
LIST
         INCLUDE , (IJBDS550)
| LIST
LIST
         PHASE DSERV3F, DSERV1, NOAUTO
| LIST
         INCLUDE , (IJBDS35F)
| LIST
         PHASE DSERV6, DSERV1, NOAUTO
         INCLUDE , (IJBDS650)
LIST
| LIST
         ENTRY
```

Figure 19. Linkage Editor Map (Part 1 of 3)

Format A

	PHASE	XFR-AD	LOCORE	HICORE	DSK-	·AD		ESC TYPE	LABEL	LOADED	REL-FR
DS	ER V	01DEEC	01C078	01E8 77	011	05	09	CSECT * ENTRY * ENTRY * ENTRY	FEA FBAEXCP FEAOPEN FBACLOSE	01C078 01C088 01C994 01CB78	01C078
 								* ENTRY * ENTRY * ENTRY * ENTRY * ENTRY	LASTADDR REGSV06 CCBADDR CCWADDR REGSV7F	01C988 01CD84 01CDE4 01CDE8 01CE04	} } } }
								CSECT ENTRY	IJJCPDV1 IJJCPDV2	O1DBEO O1DBEO	O1DBEO
. 		•						CSECT * ENTRY ENTRY	IJEDS050 R3564 IJJCPD3	01DEA8 01DEB2 01E360	003808
I DS	ERVC	01E878	01E878	01EBD9	011	06	09	CSECT	IJBDSC	01E878	003808
DS	ERVF	01EBE0	01EBE0	01EE73	011	06	0 A	CSECT	IJEDSF	01EBE0	003808
DS	E R V 1	01EE78	01EE78	01F9FF	011	06	0 E	CSECT * ENTRY	IJBDS141 STATTAB	01EE78 01F9AE	003808
DS	ERV2	01EE78	01EE78	01F7BF	011	07	03	CSECT	IJBDS250	01EE78	002C80
DS	ERV2F	01EE78	01EE78	01FDDF	011	07	06	CSECT	IJBDS25F	01EE78	002338
DS	ERV3	01EE78	01EE78	01F2FF	011	07	O A	CSECT	IJBDS350	01EE78	0013D0
DS	ERV4	01EE78	01EE78	01F25F	011	80	01	CSECT	IJBDS450	01EE78	000F48
LS	ERV5	01EE78	01EE78	01F16F	011	80	02	CSECT	IJBDS550	01EE78	000B60
DS	ERV3F	01EE78	01EE78	01FC5F	011	80	03	CSECT	IJBDS35F	01EE78	000868
LS	ERV6	01EE78	01EE78	01F21F	011	08	07	CSECT	IJBDS650	01EE78	000580

Format A appears as the Linkage Editor Map if Core Image Library on CKD. DSK-AD contains CCC HH RR in hexadecimal format.

Figure 19. Linkage Editor Map (Part 2 of 3)

Format B

	PHASE	XFR-AD	LOCORE	HICORE	DSK-AD	ESC TYPE	LABEL	LOADED	BEL-FR
	DSERV	01EB84	01E878	01F49F	00006209	CSECT ENTRY	IJJCPDV1 IJJCPDV2	01E878 01E878	01E878
1111						CSECT * ENTRY ENTRY	IJBDS050 R356A IJJCPD3	01EB40 01EB4A 01EF80	002800
1	DSERVC	01F4A0	01F4A0	0 1 F 7 D 9	00006217	CSECT	IJBDSC	01F4A0	002800
	DSERVF	01F7E0	01F7E0	01FA7B	00006219	CSECT	IJBDSF	01F7E0	002800
1	DSERV1	01FA80	01FA80	02C58F	00006221	CSECT * ENTRY	IJBDS141 STATTAB	01FA80 02053E	002800
	DSERV2	01FA80	01FA80	0203C7	00006227	CSECT	IJBDS250	01FA80	001CF0
1	DSERV2F	01FA80	01FA80	020997	00006233	CSECT	IJBDS25F	01FA80	0013A8
1	DSERV3	01FA80	01FA80	01FF07	00006241	CSECT	IJBDS350	01FA80	000490
1	DSERV4	01FA80	01FA80	01FE7F	00006245	CSECT	IJBDS450	01FA80	000008
1	DSERV5	01FA80	01FA80	01FD77	00006247	CSECT	IJBDS550	01FA80	-0003F8
1	DSERV3F	01FA80	01FA80	02085F	00006249	CSECT	IJBDS35F	01FA80	-0006F0
1	DSERV6	01FA80	01FA80	01FE47	00006257	CSECT	IJBDS650	01FA80	-0014D0

Format B appears as the Linkage Editor Map of Core Image Library on FBA. DSK-AD contains block number in decimal format.

Figure 19. Linkage Editor Mar (Part 3 of 3)

```
reference (ER) 10
                                                  symbol dictionary entries 10
alternate SYSRES layout 114
appendixes (see Contents)
assemble and execute mode
autolink feature 22
                                               FBA 111
autolink with LIOCS 22
                                               flowchart symbols, explanation of 25
                                               fundamental calculations 22
calculations, fundamental
  of assembled origin (A/O)
                                               I/O flow 10,11
  of load origin (L/O)
                                               initial program load (IPL)
                                               initialization processor
  of phase origin (P/O) 23
  of relocation factor (R/F)
                                                  general chart 26
card types
                                               input to linkage editor 9,11
   END
                                               introduction 8
  ESD
                                               IPL (initial program load)
   REP
   RLD
       9
   SYM
        9
   TXT
        9
                                               key concepts,
catalog mode 8
                                                  calculation of assembled origin
                                                  calculation of load origin 23
CKD 110
common (CM)
            10
                                                  calculation of phase origin 23
control dictionary 18
                                                  calculation of relocation factor 23
                                                  control dictionary 18 example of autolink with LIOCS 22
   description of 18
  layout 19,20
   use of 20
                                                  linkage editor fundamental
core image directory 112
                                                    calculations 22
core image library 112
                                                  linkage table 22
                                                  use of autolink feature
  private (SYSCLB)
                     16,11
                                                  use of linkage table/control
   system (SYSRES)
                    16,11
CSECT
                                                    dictionary 20
  names and functions 16
                                               L
                                               label
determining the relocation ractor 23,9
                                                  definition 10
dictionaries
                                                  information area
                                                                   113
   control 18,19,20
                                                  list 98
   external symbol 10
                                                  reference (LR) 10
  relocation list 10
                                               language translator modules 9
directories
                                               last-in, first-out list (LIFO)
  core image 112
                                               library
                                                  core image 112 procedure 113
   relocatable 112
   source statement
                     113
   system 112
                                                  relocatable 112
                                                  source statement 113
                                               LIFO (last-in, first-out)
                                               linkage editor
error message cross reference 109
                                                  map 119
ESD processor 115
                                                  program tlow
                                                                17
ESD types, definition
                                               linkage table
  CM 10
ER 10
                                                  description 22
                                               load and execute mode 8
   LD/LR
          10
     10
10
   PC
   SD
explanation of flowchart symbols
                                                  linkage editor 119
external
```

```
assemble and execute 8
                                                      factor, determining
                                                      list dictionary 9
   catalog 8
   load and execute 8
module card types
   END
   ESD
                                                  section definition (SD) 10
                                                  source statement directory 113 source statement library 113
   REP
        9
        9
   RLD
   SYM
        9
                                                  subroutines 23,27
        9
                                                  SYSCLB 8
   TXT
                                                  SYSLNK 11
module
                                                  SYSLNK format (required) 14
   language translator 9
                                                  SYSLOG 11
   phase relationship 9
                                                          11
11,112
                                                  SYSLST
                                                  SYSRES
                                                  SYSELB 10
                                                  system
P-pointer 22
PERIDA 101
                                                      core image library (SYSRES) 8
                                                      directory 112
layout on disk 112
Pointer
   P- 22,83
R- 22,84
                                                      rrogram flow 9
private
                                                      volume label 112
                                                  SYS001 11,16
   code (PC) 10
core image library (SYSCLB) 8,11 procedure directory 113 procedure library 113
program flow
                                                  table, control dictionary/linkage 18,22
   linkage editor 17
                                                   U
   system 9
                                                   user volume label 112
R-Pointer 22,84
relocatable directory 112
relocatable library 112
                                                   volume table of contents 113
relocation
```

IBM

International Business Machines Corporation
Data Processing Division
1133 Westchester Avenue, White Plains, N.Y. 10604

IBM World Trade Americas/Far East Corporation
Town of Mount Pleasant, Route 9, North Tarrytown, N.Y., U.S.A. 10591

IBM World Trade Europe/Middle East/Africa Corporation 360 Hamilton Avenue, White Plains, N.Y., U.S.A. 10601

SY33-8556-3

This sheet is for comments and suggestions about this manual. We would appreciate your views, favorable or unfavorable, in order to aid us in improving this publication. This form will be sent directly to the author's department. Please include your name and address if you wish a reply. Contact your IBM branch office for answers to technical questions about the system or when requesting additional publications. Thank you.

Name Address How did you use this manual?

As a reference source

As a classroom text

As a self-study text

What is your occupation?

Your comments* and suggestions:

^{*} We would especially appreciate your comments on any of the following topics:

CUT ALONG THIS LINE

YOUR COMMENTS, PLEASE . . .

This manual is part of a library that serves as a reference source for systems analysts, programmers and operators of IBM systems. Your answers to the questions on the back of this form, together with your comments, will help us produce better publications for your use. Each reply will be carefully reviewed by the persons responsible for writing and publishing this material. All comments and suggestions become the property of IBM.

Please note: Requests for copies of publications and for assistance in utilizing your IBM system should be directed to your IBM representative or to the IBM sales office serving your locality.

Fold

Fold



BUSINESS REPLY MAIL

FIRST CLASS

PERMIT NO. 40


ARMONK, N.Y.

POSTAGE WILL BE PAID BY ADDRESSEE:

IBM Corporation 1133 Westchester Avenue White Plains, N.Y. 10604

Attention: Department 813 BP

NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES



Fold

Fold

IRM

International Business Machines Corporation
Data Processing Division
1133 Westchester Avenue, White Plains, N.Y. 10604

IBM World Trade Americas/Far East Corporation
Town of Mount Pleasant, Route 9, North Tarrytown, N.Y., U.S.A. 10591

IBM World Trade Europe/Middle East/Africa Corporation 360 Hamilton Avenue, White Plains, N.Y., U.S.A. 10601